

School of Computing Faculty of Engineering UNIVERSITI TEKNOLOGI MALAYSIA

SUBJECT : SECR1013 DIGITAL LOGIC

SESSION/SEM : SEMESTER 1 2020/2021

LAB 3 : SYNCHRONOUS DIGITAL COUNTER

NAME : QAISARA BINTI ROHZAN

DATE : 30 JANUARY 2021

Lab #3

Identifying the Properties of a Synchronous Counter

A. Aims

- 1) Expose the student with experience on constructing synchronous counter circuit using Flip-Flop IC, Basic Gate ICs, Breadboard and ETS-5000 Digital Kit.
- 2) Promote critical thinking among students by analysing the given circuit and identifying the behaviour of the digital circuit.

B. Objectives

The objectives of this lab activity are to:

- 1) Implement a synchronous counter circuit into physical circuit using Breadboard, Flip-Flops, Basic Gates and Switches.
- 2) Completing the next-state table of the counter circuit.
- 3) Sketch the state diagram of the counter circuit.
- 4) Identify the properties of the counter.

C. Materials And Equipment

Materials and equipment required for this lab are as follows:

Item Name	Number of Item
1. Breadboard	1
2. 7408 Quad 2-Input AND	1
3. 7404 Hex Inverter	1
4. 7432 Quad 2-input OR	1
5. 7476 Dual J-K Flip Flop	1
6. ETS-5000 Digital Kit	1

D. Preliminary Works

1) Determine the logic level for each input combinations in Table 1 so that the desired result can be realized.

Table 1

Desired Result	PRE	<u>CLR</u>	J	K	CLK	Q
Set initial value Q = 1	1	0	X	X		1
Output Q stays the same	1	1	0	0	#	1
Output Q become 0, no change in asynchronous input	1	1	1	1	#	0
Output Q is not the previous Q	1	1	1	1	#	1
RESET Q	1	1	0	1	#	0
SET Q	1	1	1	0	#	1

- 2) Answer all questions.
- a) Which state that JK flip-flop has, but not on SR flip-flop.

JK flip-flop has toggle state. JK flip-flop do not have invalid states outputs although the J and K flip flop are coordinated to 1. On the other hand, SR flip-flop has invalid state outputs when both inputs of the SR flip-flop is coordinated to 1.

b) Identify whether the JK flip flop in 7476, is a positive-edge triggered or negative-edge triggered flip flop.

Negative edge triggered

E. Lab Activities

1) You are given a counter circuit as shown in Figure 4.





Figure 4: A Synchronous Counter Circuit

- 2) By using all materials and equipment's listed in section C, construct the physical circuit of Figure 4. (Make sure all ICs are connected to Vcc and GND).
- 3) Investigate the behaviour of the counter by observing the next state of the counter for all combination of *Present State* and *X* values. Complete the *NextState* table of the counter in Table 2. Ensure the Switch 0 is in HIGH state. (0=LOW, 1=HIGH)

Table 2

Switch 7	Present State		Ne	xt State
X	Q1	Q0	Q1	Q0
21	LED 1	LED 0	LED 1	LED 0
0	0	0	0	1
0	0	1	1	0
0	1	0	1	1
0	1	1	1	1
1	0	0	0	0
1	0	1	0	0
1	1	0	0	1
1	1	1	1	0

4) By referring to the *Next-State* in Table 2, sketch the state diagram of the counter.




- 5) By referring to the *Next-State* in Table 2 and the state diagram in (4), answer all questions.
 - a) What is the main indicator to decide that the counter is a synchronous counter? A synchronous counter is known to have all the flip-flops connected to the same clock in which the clock is said to come from the same source.
 - b) How many states are available for the counter and what are they? There are four states available in the counter, they are 00, 01, 10 and 11.
 - c) What is the function of Switch 7 (X) in the circuit? Switch 7 (X) functions as an input to the flip-flop.
 - d) What is the function of Switch 0 and Switch 1 in the circuit? Both Switch 0 and Switch 1 is used to set an initial state to the flip flop.
 - e) Is the counter a saturated counter or recycle counter? The counter is a saturated counter.
- 6) Referring to state diagram in 4, draw and built a synchronous counter using D flip-flop.
 - a) Built the next state and transition table using the header in Table 3


Table 3

Input X	Present State		Next State		D FF Transition	
	Q1	Q0	Q1+	Q0+	D1	D 0
0	0	0	0	1	0	1
0	0	1	1	0	1	0
0	1	0	1	1	1	1
0	1	1	1	1	1	1
1	0	0	0	0	0	0
1	0	1	0	0	0	0
1	1	0	0	1	0	1
1	1	1	1	0	1	0

b) Get the optimized Boolean expression.




 $D1: \overline{X}Q_0 + \overline{X}Q_1 + Q_0Q_1$





 $\overline{\mathrm{D}0: \overline{X}\ \overline{Q_0} + \overline{X}Q_1 + Q_1\overline{Q_0}}$


c) Draw the complete final circuit design in Deeds.



d) Simulate the circuit to prove that your Table 3 is correct.







7) Repeat steps in Q(6) using T flip-flop.

a) Built the next state and transition table using the header in Table 3
Table 4

Tuble 1							
Input X	Present State		Next	State	T FF Transition		
	Q1	Q0	Q1+	Q0+	T1	T0	
0	0	0	0	1	0	1	
0	0	1	1	0	1	1	
0	1	0	1	1	0	1	
0	1	1	1	1	0	0	
1	0	0	0	0	0	0	
1	0	1	0	0	0	1	
1	1	0	0	1	1	1	
1	1	1	1	0	0	1	

b) Get the optimized Boolean expression.


_	<u>T1</u>								
/	Q0 X	00	01	11	10				
	0	0	1	0	0				
	1	0	0	1	0				

T1: $\overline{X} \overline{Q_1} Q_0 + XQ_1 \overline{Q_0}$

T	T0								
	Q0 X	00	01	11	10				
	0	1	1	0	1				
Ī	1	0	1	1	1				

 $T0: \overline{X} \overline{Q_1} + XQ_1 + Q_1 \overline{Q_0}$

c) Draw the complete final circuit design in Deeds.



Simulate the circuit to prove that your Table 4 is correct.

