



Subject : SECR1013 – Digital Logic, Section 06
Lecturer : Mr. Firoz bin Yusuf Patel Dawoodi
Assignment : Lab 2
Group's Member : Muhammad Arkan Al Rasyid – A20EC0314
Muhammad Zaki Mufthi – A20EC0325

Preliminary Work

Part 1

Simulating logic circuit, construct truth table and timing diagram with Deeds.

Given Boolean expression as follow:

$$Y = AB + BC + AC$$

1. Convert the non-standard Boolean expression into standard form.

Answer:

$$\begin{aligned} Y &= AB(C) + AB(C') + (A)BC + (A')BC + AC(B) + AC(B') \\ &= ABC + ABC' + ABC + A'BC + ABC + AB'C \\ &= ABC + ABC' + A'BC + AB'C \end{aligned}$$


2. Based on standard form expression, complete the following truth table.

Answer:

INPUT			OUTPUT
A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


3. Using Deeds Simulator, draw the following circuits:

a) Circuit (i) for non-standard form (based on the given expression).



Circuit (i)

b) Circuit (ii) for standard form (from your answer in question (1)).



Circuit (ii)

4. Simulate these two circuits in step (3) and complete their truth table.

Compare the simulation result for these two truth tables. What is your conclusion?

Circuit (i)

INPUT			OUTPUT
A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


Circuit (ii)

INPUT			OUTPUT
A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Counclusion:

Both are same because they're from one form which was divided into two forms (non-standard and standard).

5. Simulate output of circuit (ii) with Timing Diagram. Illustrate some examples of different inputs and output.



Experimental Steps

1. Complete Truth Table 1 for Digital Fault Diagnose Circuit. Use variables A, B, C and D as inputs; E1, E2, E3 and E4 as outputs.


Truth Table 1

INPUT				OUTPUT			
A	B	C	D	E1	E2	E3	E4
0	0	0	0	0	1	0	0
0	0	0	1	1	0	0	0
0	0	1	0	0	1	0	0
0	0	1	1	X	X	X	X
0	1	0	0	0	1	0	0
0	1	0	1	X	X	X	X
0	1	1	0	X	X	X	X
0	1	1	1	0	0	0	0
1	0	0	0	0	0	0	0
1	0	0	1	X	X	X	X
1	0	1	0	X	X	X	X
1	0	1	1	0	0	1	0
1	1	0	0	X	X	X	X
1	1	0	1	0	0	1	0
1	1	1	0	0	0	0	1
1	1	1	1	0	0	1	0

2. Using K-MAP, get minimized SOP Boolean expressions for E1, E2, E3 and E4 circuits.

		No.:						Date:			
		E1)	CD								
		AB		00	01	11	10				
		00			1	X					
		01			X		X				
		11		X							
		10			X		X				
		E2)	CD								
		AB		00	01	11	10				
		00		1		X	1				
		01		1	X		X				
		11		X							
		10			X		X				
		E3)	CD								
		AB		00	01	11	10				
		00				X					
		01			X		X				
		11		X	1	1					
		10			X	1	X				
		E4)	CD								
		AB		00	01	11	10				
		00				X					
		01			X		X				
		11		X							
		10			X			1			
								X			

3. From the Boolean expression in the step (2), draw your final E1, E2, E3 and E4 circuits using 2 input basic gates (AND, OR, NOT). Use Deeds Simulator.



4. Simulate the Deeds circuit in step (3):

a) Update Truth Table 2 based on the simulation result.


Truth Table 2

INPUT				OUTPUT			
A	B	C	D	E1	E2	E3	E4
0	0	0	0	0	1	0	0
0	0	0	1	1	0	0	0
0	0	1	0	0	1	0	0
0	0	1	1	X	X	X	X
0	1	0	0	0	1	0	0
0	1	0	1	X	X	X	X
0	1	1	0	X	X	X	X
0	1	1	1	0	0	0	0
1	0	0	0	0	0	0	0
1	0	0	1	X	X	X	X
1	0	1	0	X	X	X	X
1	0	1	1	0	0	1	0
1	1	0	0	X	X	X	X
1	1	0	1	0	0	1	0
1	1	1	0	0	0	0	1
1	1	1	1	0	0	1	0

Counclusion:

Both are same because The K-map is a systematic way of simplifying Boolean expressions. Then, the output will be the same as before we simplify it.

b) Timing Diagram




Explain some analysis values based on your timing diagram

Answer:

The output for the timing diagram is different from the truth table because the timing diagram doesn't consider *don't care* rule

5. Using dual symbol concept, convert your circuit in step (3) to NAND gates only. Use Deeds Simulator.



6. Simulate the Deeds circuit in step (5):

a) Update Truth Table 3 based on the simulation result.


Truth Table 3


INPUT				OUTPUT			
A	B	C	D	E1	E2	E3	E4
0	0	0	0	0	1	0	0
0	0	0	1	1	0	0	0
0	0	1	0	0	1	0	0
0	0	1	1	X	X	X	X
0	1	0	0	0	1	0	0
0	1	0	1	X	X	X	X
0	1	1	0	X	X	X	X
0	1	1	1	0	0	0	0
1	0	0	0	0	0	0	0
1	0	0	1	X	X	X	X
1	0	1	0	X	X	X	X
1	0	1	1	0	0	1	0
1	1	0	0	X	X	X	X
1	1	0	1	0	0	1	0
1	1	1	0	0	0	0	1
1	1	1	1	0	0	1	0

Counclusion:

The truth table 3 is the same as the trurth table 2

b) Timing Diagram





Explain some analysis values based on your timing diagram

Answer:

The timing diagram that have been converted to dual symbol NAND gates only is still the same as the previous from