

|  |  |  |
| --- | --- | --- |
| **School of Computing Faculty of Engineering**  **UNIVERSITI TEKNOLOGI MALAYSIA** | | |
|  | | |
|  | SUBJECT | : SECR1013 DIGITAL LOGIC |
|  |  |
| **LAB 3** | **: SYNCHRONOUS DIGITAL COUNTER** |
| NAME | : Shabrina Salsabila Sakroni (A20EC0334)    Tanshiba Naorin Prapti (A20EC4051) |
|  |  |

**Lab #3**

**Identifying the Properties of a Synchronous Counter**

1. **Aims**
   1. Expose the student with experience on constructing synchronous counter circuit using Flip-Flop IC, Basic Gate ICs, Breadboard and ETS-5000 Digital Kit.
   2. Promote critical thinking among students by analysing the given circuit and identifying the behaviour of the digital circuit.

# Objectives

The objectives of this lab activity are to:

* 1. Implement a synchronous counter circuit into physical circuit using Breadboard, Flip-Flops, Basic Gates and Switches.
  2. Completing the next-state table of the counter circuit.
  3. Sketch the state diagram of the counter circuit.
  4. Identify the properties of the counter.

# Materials And Equipment

Materials and equipment required for this lab are as follows:

|  |  |
| --- | --- |
| **Item Name** | **Number of Item** |
| 1. Breadboard | 1 |
| 2. 7408 Quad 2-Input AND | 1 |
| 3. 7404 Hex Inverter | 1 |
| 4. 7432 Quad 2-input OR | 1 |
| 5. 7476 Dual J-K Flip Flop | 1 |
| 6. ETS-5000 Digital Kit | 1 |

# Preliminary Works

* 1. Determine the logic level for each input combinations in Table 1 so that the desired result can be realized.

**Table 1**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Desired Result** | ̅𝑃̅̅𝑅̅̅𝐸̅ | ̅𝐶̅̅𝐿̅̅𝑅̅ | **J** | **K** | **CLK** | **Q** |
| Set initial value Q = 1 |  |  | X | X | -- |  |
| Output Q stays the same | 1 | 1 | **0** | **0** | ⇓ | **1** |
| Output Q become 0, no change  in asynchronous input | **1** | **1** | **0** | **1** | ⇓ | **0** |
| Output Q is not the previous Q | 1 | 1 | **1** | **1** | ⇓ | **1** |
| RESET Q | 1 | 1 | **0** | **1** | ⇓ | **0** |
| SET Q | 1 | 1 | **1** | **0** | ⇓ | **1** |

* 1. Answer all questions.

1. Which state that JK flip-flop has, but not on SR flip-flop.

**TOGGLE** (if both the value of J and K is 1)


1. Identify whether the JK flip flop in 7476, is a positive-edge triggered or negative- edge triggered flip flop.

# It is Negative-Edge triggered flip flop, because has a bubble on its Clock input.

1. **Lab Activities**

Count Down

1. You are given a counter circuit as shown in Figure 4.



**Figure 4: A Synchronous Counter Circuit**

1. By using all materials and equipment’s listed in section C, construct the physical circuit of Figure 4. (Make sure all ICs are connected to Vcc and GND).
2. Investigate the behaviour of the counter by observing the next state of the counter for all combination of *Present State* and *X* values. Complete the *NextState* table of the counter in Table 2. Ensure the Switch 0 is in HIGH state.


(0=LOW, 1=HIGH)

**Table 2**

Count

Up

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Switch 7** | **Present State** | | **Next State** | |
| **X** | **Q1**  **LED 1** | **Q0**  **LED 0** | **Q1**  **LED 1** | **Q0**  **LED 0** |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 |

1. By referring to the *Next-State* in Table 2, sketch the state diagram of the counter.
2. By referring to the *Next-State* in Table 2 and the state diagram in (4), answer all questions.
   1. What is the main indicator to decide that the counter is a synchronous counter?

# Both Switch 0 (CLR’) and Switch 1 (PRE’) are high.

* 1. How many states are available for the counter and what are they?

# There are four (2^2), 00, 01, 10, and 11.

* 1. What is the function of Switch 7 (X) in the circuit?

# To determine whether its Count Up or Count Down

* 1. What is the function of Switch 0 and Switch 1 in the circuit?

# To set CLR’ (Switch 0) and PRE’ (Switch 1) whether its synchronous or asynchronous mode.

* 1. Is the counter a saturated counter or recycle counter?

# Saturated Counter, because it maintain the highest and the lowest value.

1. Referring to state diagram in 4, draw and built a synchronous counter using D flip-flop.
   1. Built the next state and transition table using the header in Table 3

Table 3

Count

Up

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Input**  **X** | **Present State** | | **Next State** | | **D FF Transition** | |
| **Q1** | **Q0** | **Q1+** | **Q0+** | **D1** | **D0** |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 |

* 1. Get the optimized Boolean expression.

Count Down


|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **D1** | **00** | **01** | **11** | **10** |
| **0** | 0 | 1 | 1 | 1 |
| **1** | 0 | 0 | 1 | 0 |

D1 = (X’.Q0)+(X’.Q1)+(Q1.Q0)

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **D0** | **00** | **01** | **11** | **10** |
| **0** | 1 | 0 | 1 | 1 |
| **1** | 0 | 0 | 0 | 1 |

D0 = (X’.Q1)+(Q1.Q0’)+(X’.Q0’)

C) Draw the complete final circuit in Deeds.

* 1. 

1. Repeat steps in Q(6) using T flip-flop.
   1. Built the next state and transition table using the header in Table 3

Table 3

Count

Up

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Input**  **X** | **Present State** | | **Next State** | | **T FF Transition** | |
| **Q1** | **Q0** | **Q1+** | **Q0+** | **T1** | **T0** |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 |

* 1. Get the optimized Boolean expression.

Count Down

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **T1** | **00** | **01** | **11** | **10** |
| **0** | 0 | 1 | 0 | 0 |
| **1** | 0 | 0 | 0 | 1 |

T1 = (X’.Q1’.Q0)+(X.Q1.Q0’)

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **T0** | **00** | **01** | **11** | **10** |
| **0** | 1 | 1 | 0 | 1 |
| **1** | 0 | 1 | 1 | 1 |

T0 = (X’.Q1’)+(X.Q0)+(Q1.Q0’)

C) Draw the complete final circuit design in Deeds.

