



**School of Computing**  
**Faculty of Engineering**  
**UNIVERSITI TEKNOLOGI MALAYSIA**

SUBJECT : SECR1013 DIGITAL LOGIC

SESSION/SEM : .....

**LAB 3 : SYNCHRONOUS DIGITAL COUNTER**

NAME : .....

DATE : .....

## **Lab #3**

### **Identifying the Properties of a Synchronous Counter**

#### **A. Aims**

- 1) Expose the student with experience on constructing synchronous counter circuit using Flip-Flop IC, Basic Gate ICs, Breadboard and ETS-5000 Digital Kit.
- 2) Promote critical thinking among students by analysing the given circuit and identifying the behaviour of the digital circuit.

#### **B. Objectives**

The objectives of this lab activity are to:

- 1) Implement a synchronous counter circuit into physical circuit using Breadboard, Flip-Flops, Basic Gates and Switches.
- 2) Completing the next-state table of the counter circuit.
- 3) Sketch the state diagram of the counter circuit.
- 4) Identify the properties of the counter.

#### **C. Materials And Equipment**

Materials and equipment required for this lab are as follows:

<b>Item Name</b>	<b>Number of Item</b>
1. Breadboard	1
2. 7408 Quad 2-Input AND	1
3. 7404 Hex Inverter	1
4. 7432 Quad 2-input OR	1
5. 7476 Dual J-K Flip Flop	1
6. ETS-5000 Digital Kit	1

#### D. Preliminary Works

- 1) Determine the logic level for each input combinations in Table 1 so that the desired result can be realized.

**Table 1**

Desired Result	$\overline{PRE}$	$\overline{CLR}$	J	K	CLK	Q
Set initial value Q = 1	0	1	X	X	--	1
Output Q stays the same	1	1	0	0	↓	1
Output Q become 0, no change in asynchronous input	1	0	0	0	↓	0
Output Q is not the previous Q	1	1	1	1	↓	1
RESET Q	1	1	0	1	↓	0
SET Q	1	1	1	0	↓	1

- 2) Answer all questions.


- a) Which state that JK flip-flop has, but not on SR flip-flop.  
= In JK flip-flop, it has toggle but not on SR flip-flop.
- 

- b) Identify whether the JK flip flop in 7476, is a positive-edge triggered or negative-edge triggered flip flop.

The Jk flip-flop in 7476 has Negative edge triggered


## E. Lab Activities

1) You are given a counter circuit as shown in Figure 4.



**Figure 4: A Synchronous Counter Circuit**

2) By using all materials and equipment's listed in section C, construct the physical circuit of Figure 4. (Make sure all ICs are connected to Vcc and GND).




- 3) Investigate the behaviour of the counter by observing the next state of the counter for all combination of *Present State* and *X* values. Complete the *NextState* table of the counter in Table 2. Ensure the Switch 0 is in HIGH state.  
(0=LOW, 1=HIGH)

**Table 2**

Switch 7	Present State		Next State	
X	Q1 LED 1	Q0 LED 0	Q1 LED 1	Q0 LED 0
0	0	0	0	1
0	0	1	1	0
0	1	0	1	1
0	1	1	1	1
1	0	0	0	0
1	0	1	0	0
1	1	0	0	1
1	1	1	1	0

- 4) By referring to the *Next-State* in Table 2, sketch the state diagram of the counter.



- 5) By referring to the *Next-State* in Table 2 and the state diagram in (4), answer all questions.

- a) What is the main indicator to decide that the counter is a synchronous counter?  
= Connection source of input is the main indicator to decide that the counter is synchronous counter.
- b) How many states are available for the counter and what are they?  
= There are four states available for the counter which are no change, set, toggle and reset.
- c) What is the function of Switch 7 (X) in the circuit?  
= The function of switch 7(x) that is control the count sequence direction.
- d) What is the function of Switch 0 and Switch 1 in the circuit?  
= Switch 0 Drives the flip-flop to the reset state while switch 1 Drives the flip-flop to the set state.
- e) Is the counter a saturated counter or recycle counter?  
= Saturated counter.
- 6) Referring to state diagram in 4, draw and built a synchronous counter using D flip-flop.
- a) Built the next state and transition table using the header in Table 3

Table 3

Input X	Present state		Next State		DFF Transition	
	Q1	Q0	Q1+	Q0+	D1	D0
0	0	0	0	1	0	1
0	0	1	1	0	1	0
0	1	0	1	1	1	1
0	1	1	1	1	1	1
1	0	0	0	0	0	0
1	0	1	0	0	0	0
1	1	0	0	1	0	1
1	1	1	1	0	1	0

b) Get the optimized Boolean expression.


$\begin{matrix} x \\ Q_1Q_0 \end{matrix}$	1	0
00	0	0
01	0	1
11	1	1
10	0	1

$$D1 = \bar{X}.Q0 + Q1.Q0 + \bar{X}.Q1$$


$\begin{matrix} x \\ Q_1Q_0 \end{matrix}$	1	0
00	0	1
01	0	0
11	0	1
10	1	1

$$D0 = \bar{X}.Q0 + \bar{X}.Q1 + Q1.Q0$$

c) Draw the complete final circuit design in Deeds.



d) Simulate the circuit to prove that your Table 3 is correct.



7) Repeat steps in Q(6) using T flip-flop.

Input X	Present state		Next State		TFF Transition	
	Q1	Q0	Q1+	Q0+	T1	T0
0	0	0	0	1	0	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	0	1
1	1	0	0	1	1	1
1	1	1	1	0	0	1




$X \backslash Q_1Q_0$	0	1
00	0	0
01	①	0
11	0	0
10	0	①

$$T1 = \bar{X}\bar{Q}_1Q_0 + XQ_1\bar{Q}_0$$

$X \backslash Q_1Q_0$	0	1
00	1	0
01	1	1
11	0	1
10	1	1

$$T0 = \bar{X}\bar{Q}_1 + XQ_0 + Q_1\bar{Q}_0$$

Circuit



end

