

SEM 1 2020/2021: SECTION 01

Digital Logic

LAB 2

Students Information

Name: 1. HANIS RAFIQAH BINTI HISHAM RAZULI (A20EC0041)

2. NIK SYAHDINA ZULAIKHA BINTI BADRULHISHAM

(A20EC0108)

Lecturer: SIR FIROZ BIN YUSUF PATEL DAWOODI

D. Lab Activities

Part 1

Simulating logic circuit, construct truth table and timing diagram with Deeds.

Given Boolean expression as follow:


$$Y = AB + BC + AC$$

1. Convert the non-standard Boolean expression into standard form.


2. Based on standard form expression, complete the following truth table.

INPUT			OUTPUT
A	В	С	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

- 3. Using Deeds Simulator, draw the following circuits:
 - a) Circuit (i) for non-standard form (based on the given expression).



b) Circuit (ii) for standard form (from your answer in question (1)).



4. Simulate these two circuits in step (3) and complete the truth table.

Compare the simulation result for these two truth tables. What is your conclusion?

Circuit (i)

Input			Output
A	В	С	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Circuit (ii)

	Output		
A	В	С	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Conclusion:

From the truth table above, it shows that both circuit (i) and circuit (ii) produce the same output. This is because the minimization Boolean expression is only to simplify the Boolean expression thus reduce the circuitry as it uses less number of gates to produce same output.

5. Simulate output of circuit (ii) with Timing Diagram. Illustrate some examples of different inputs and outputs.

