



School of Computing
Faculty of Engineering
UNIVERSITI TEKNOLOGI MALAYSIA

SUBJECT	:	SECR1013	DIGITAL	LOGIC
SESSION/SEM	:	2020-21-01		
SECTION	:	06		
LAB 3	:	SYNCHRONOUS	DIGITAL	COUNTER
NAME 1	:	NABIL RAYHAN-(A20EC9107)		
NAME 2	:	NAZMUL ALAM KHAN-(A20EC4045)		
DATE	:	26/01/2021		

Lab #3

Identifying the Properties of a Synchronous Counter

A. Aims

- 1) Expose the student with experience on constructing synchronous counter circuit using Flip-Flop IC, Basic Gate ICs, Breadboard and ETS-5000 Digital Kit.
- 2) Promote critical thinking among students by analysing the given circuit and identifying the behaviour of the digital circuit.

B. Objectives

The objectives of this lab activity are to:

- 1) Implement a synchronous counter circuit into physical circuit using Breadboard, Flip-Flops, Basic Gates and Switches.
- 2) Completing the next-state table of the counter circuit.
- 3) Sketch the state diagram of the counter circuit.
- 4) Identify the properties of the counter.

C. Materials And Equipment

Materials and equipment required for this lab are as follows:

Item Name	Number of Item
1. Breadboard	1
2. 7408 Quad 2-Input AND	1
3. 7404 Hex Inverter	1
4. 7432 Quad 2-input OR	1
5. 7476 Dual J-K Flip Flop	1
6. ETS-5000 Digital Kit	1

D. Preliminary Works

NABIL RAYHAN-(A20EC9107)

- 1) Determine the logic level for each input combinations in Table 1 so that the desired result can be realized.

Table 1

Desired Result	<i>PRE</i>	<i>CLR</i>	J	K	CLK	Q
Set initial value Q = 1	0	1	X	X	--	1
Output Q stays the same	1	1	0	0	↓	1
Output Q become 0, no change in asynchronous input	1	1	0	1	↓	0
Output Q is not the previous Q	1	1	1	1	↓	1
RESET Q	1	1	0	1	↓	0
SET Q	1	1	1	0	↓	1

- 2) Answer all questions.

- a) Which state that JK flip-flop has, but not on SR flip-flop.

== Toggle state is the state that JK flip-flop has, but not SR flip-flop.

- b) Identify whether the JK flip flop in 7476, is a positive-edge triggered or negative-edge triggered flip flop.

== IC 7476 is negative edge triggerd JK flip flops.

E. Lab Activities

1) You are given a counter circuit as shown in Figure 4.





Figure 4: A Synchronous Counter Circuit

- 2) By using all materials and equipment's listed in section C, construct the physical circuit of Figure 4. (Make sure all ICs are connected to Vcc and GND).
- 3) Investigate the behavior of the counter by observing the next state of the counter for all combination of *Present State* and *X* values. Complete the *NextState* table of the counter in Table 2. Ensure the Switch 0 is in HIGH state. (0=LOW, 1=HIGH)

Table 2

Switch 7	Present State		Next State	
X	Q1 LED 1	Q0 LED 0	Q1 LED 1	Q0 LED 0
0	0	0	0	1
0	0	1	1	0
0	1	0	1	1
0	1	1	1	1
1	0	0	0	0
1	0	1	0	0
1	1	0	0	1
1	1	1	1	0

- 4) By referring to the *Next-State* in Table 2, sketch the state diagram of the counter.



5) By referring to the *Next-State* in Table 2 and the state diagram in (4), answer all questions.

a)What is the main indicator to decide that the counter is a synchronous counter?

== Synchronous counter: In the Synchronous counter at the clock input to the flip flop state are changed. So, main indicator for synchronous counter is state should change with repeat to clock and input only when clock occurs.

b)How many states are available for the counter and what are they?

== There are 4 counter and these are 00,01,10,11.

c)What is the function of Switch 7 (X) in the circuit?

== Switch 7 (x) is controller of counter, that counter is up count or down count.

d)What is the function of Switch 0 and Switch 1 in the circuit?

== The function of Switch 0 is HIGH state and Switch 1 is LOW state in the circuit.

e)Is the counter a saturated counter or recycle counter?

== It is Saturated counter because Saturated counter has minimum 00 to maximum 11 value.

6) Referring to state diagram in 4, draw and built a synchronous counter using D flip-flop.

a) Built the next state and transition table using the header in Table 3

Table 3

Input X	Present State		Next State		JK FF Transition	
	Q1	Q0	Q1+	Q0+	D1	D0

Switch 7 X	Present State		Next State		DFF Transition	
	Q1	Q0	Q1 +	Q0+	D1	D0
0	0	0	0	1	0	1
0	0	1	1	0	1	0
0	1	0	1	1	1	1
0	1	1	1	1	1	1
1	0	0	0	0	0	0
1	0	1	0	0	0	0
1	1	0	0	1	0	1
1	1	1	1	0	1	0

b) Get the optimized Boolean expression.

$$D_1 = \sum m(2, 4, 6, 7)$$

$$D_0 = \sum m(0, 4, 5, 6)$$

By K- map

For D_1 :

	$Q_0 X$			
Q_1	00	01	11	10
0				1
1	1		1	1

$$D_1 = Q_1 Q_0 + Q_1 \bar{X} + Q_0 \bar{X}$$

$$D_1 = Q_1(Q_0 + \bar{X}) + Q_0 \bar{X}$$


For D_0 :

	$Q_0 X$			
Q_1	00	01	11	10
0	1			
1	1	1		1

$$D_0 = Q_1 \bar{Q}_0 + Q_1 \bar{X} + \bar{Q}_0 \bar{X}$$

$$D_0 = Q_1(\bar{Q}_0 + \bar{X}) + \bar{Q}_0 \bar{X}$$

C) Draw the complete final circuit design in Deeds.



7) Repeat steps in Q(6) using T flip-flop.

a) Built the next state and transition table using the header in Table 4

Table 4

Switch 7 X	Present State		Next State		TFF Transition	
	Q1	Q0	Q1 +	Q0+	T1	T0
0	0	0	0	1	0	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	0	1
1	1	0	0	1	1	1
1	1	1	1	0	0	1

B) Get the optimized Boolean expression.

X \ Q1Q0	00	01	10	11
0	0	1	0	0
1	0	0	1	0

$$T1 = X'Q1'Q0 + XQ1Q0'$$

$X \backslash Q1Q0$

	00	01	10	11
0	1	1	1	0
1	0	1	1	1

$$T0 = XQ1 + X'Q0' + Q1'Q0$$

C) Draw the complete final circuit design in Deeds.

