Fatin Almi Ayuni Binti Affindy (A20EC0190)

(A20EC0233)	(11202 601-10)	
(A20EC0233)	Bilkis Musa	No
	(A207 ( a2 a- )	110
	(H20EC0233/	Date

Lab Activities

Part 1

Title.....

Simulating logic circuit, construct truth table and timing diagram with Deeds.

Given Boolean expression as follow:

Y = AB + BC + AC

1) Convert the non-standard Boolean expression into standard form.

Y = AB + BC + AC

= AB (c+ c) + Bc (A+ A) + Ac(B+ B)

= ABC + ABC + ABC + ABC + ABC

= ABC + ABC + ABC + ABC

.2) Based on standard form expression, complete the following truth table.

	Input		Output	
А	В	С	Y	
0	0	0	٥	
0	0	1	O	
0	1	0	o	
0	1	1	1	
1	O	0	O	
1	0	1	1	
1	1	0	1	
1	1	1	1	

(1)


No

T:4	-
I IT	Α.

Date

- 3) Using Deeds Simulator, draw the following circuits:
  - a) circuit (i) for non-standard form (based on given expression)


Y = AB + BC + AC



circuit (i)

b) circuit (ii) for standard form (from answer in question 1)

Y = ABC + ABC + ABC + ABC



circuit (11)

4)	⊊imu	ilate	tnese	two circu	uits in	step (	3) and	com	plete their	r
	truth	n tabl	e ·				,			
	Com	pare .	the sin	mulation 1	esult for	these	two t	ruth to	ables.	
	Who	at is	your	conclusion	)					
			-							
			1		1		\ <b>.</b>		C 4-1-1-	1
		Input		output			Input		output	
	A	В	С	Υ		A	₽		4	
	0	0	O	0		0	O	0	G	
	0	0	1	σ		G	O	1	0	
	О	1	O	0		O	1	0	0	
	O	1	1	1		G	1	1	1	
	1	G	O	0		1	σ	0	0	
	1	0	1	1		1	σ	1		
	1	1	G	1		1	1	G	1	
	1	1	1	1		1	1	1	* ~ 1	
5)	-		the	non-stand vide same	land and	stando	ard fo	7FM	expression	
	e×c	amples	of Jif	ferent ing	outs and	outpu	. +.			
	A s									
	12									
	(	-	<del></del>							
		1.								

#### Part 2 (FATIN AIMI AYUNI BINTI AFFINDY & BILKIS MUSA)

Combinational circuit design process and simulate with Deeds Simulator.

## **Design Process**

- i) Determine Parameter Input / Output and their relations.
- ii) Construct Truth Table.
- iii) Using K-Map, get the SOP optimized form of all Boolean equation outputs.
- iv) Draw the circuit and use duality symbol; convert AND-OR circuit to NAND gates ONLY.
- v) Simulate the design using Deeds Simulator. Check the results according to Truth Table and Timing Diagram Operation.

#### **Problem Situation**

A new digital fault diagnoses circuit is requested to be designed for analyzing four bit 2's complement input binary number from sensors A, B, C, and D. Sensor A represents input MSB and sensor D represents input LSB. As shown in the following Figure 5, bit pattern analysis from input sensors A, B, C, and D will trigger four different output errors (active HIGH) of type E1, E2, E3, and E4.




Figure 5

The following rules are used to activate the error's signal type:

RULE 1: E1 is activated if the input number is positive ODD and the majority of the bits is '0'.

RULE 2: E2 is activated if the input number is positive EVEN and the majority of the bits is '0'.

RULE 3: E3 is activated if the input number is negative ODD and the majority of the bits is '1'.

RULE 4: E4 is activated if the input number is negative EVEN and the majority of the bits is '1'.

RULE 5: The output of error signal is invalid if the input has equal bit '0' and bit '1'.

(NOTE: Positive ODD is positive numbers that are odd and negative EVEN is negative numbers that are even).


## **Experimental Steps**

1. Complete Truth Table 1 for Digital Fault Diagnose Circuit. Use variables A, B, C and D as inputs; E1, E2, E3 and E4 as outputs.


**Truth Table 1** 

	INP	UTS		OUTPUTS				
Α	В	С	D	E1	E2	E3	E4	
0	0	0	0	0	1	0	0	
0	0	0	1	1	0	0	0	
0	0	1	0	0	1	0	0	
0	0	1	1	Х	Х	Х	Х	
0	1	0	0	0	1	0	0	
0	1	0	1	Х	Х	Х	Х	
0	1	1	0	Х	Х	Х	Х	
0	1	1	1	0	0	0	0	
1	0	0	0	0	0	0	0	
1	0	0	1	Х	Х	Х	Х	
1	0	1	0	Х	Х	Х	Х	
1	0	1	1	0	0	1	0	
1	1	0	0	Х	Х	Х	Х	
1	1	0	1	0	0	1	0	
1	1	1	0	0	0	0	1	
1	1	1	1	0	0	1	0	

2. Using K-MAP, get minimized SOP Boolean expressions for E1, E2, E3 and E4 circuits.



3. From the Boolean expression in the step (2), draw your final E1, E2, E3 and E4 circuits using 2 input basic gates (AND, OR, NOT). Use Deeds Simulator.



- 4. Simulate the Deeds circuit in step (3):
- a) Update Truth Table 2 based on the simulation result.

Truth Table 2


	INP	UTS		OUTPUTS				
Α	В	С	D	E1	E2	E3	E4	
0	0	0	0	0	1	0	0	
0	0	0	1	1	0	0	0	
0	0	1	0	0	1	0	0	
0	0	1	1	1	0	0	0	
0	1	0	0	0	1	0	0	
0	1	0	1	0	0	0	0	
0	1	1	0	0	1	0	1	
0	1	1	1	0	0	0	0	
1	0	0	0	0	0	0	0	
1	0	0	1	0	0	1	0	
1	0	1	0	0	0	0	0	
1	0	1	1	0	0	1	0	
1	1	0	0	0	0	0	0	
1	1	0	1	0	0	1	0	
1	1	1	0	0	0	0	1	
1	1	1	1	0	0	1	0	

Compare the output results in Truth Table 2 with Truth Table 1. What is your conclusion?

In Truth Table 1, output for E1 will be high if the input is positive ODD and majority of bits '0', E2 will be high if the input is positive EVEN and majority of bits '0', E3 will be high if the input is negative ODD and majority of bits '1', E4 will be high if input is negative EVEN and majority of bits '1', and the output is error if the bit '0' and '1' are equal which we treat them as a don't care value.

In Truth Table 2, output for E1 will be high if A=0, B=0, C=0, D=1 or A=0, B=0, C=1, D=1, E2 will be high if all inputs are LOW or A=0, B=0, C=1, D=0 or A=0, B=1, C=0, D=0 or A=0, B=1, C=1, D=0, E3 will be high if A=1, B=0, C=0, D=1 or A=1, B=0, C=1, D=1 or A=1, B=1, C=0, D=1 or all inputs are HIGH and E4 will be high if A=0, B=1, C=1, D=0 or A=1, B=1, C=1, D=0. There is no don't care value in Truth Table 2

## b) Timing Diagram



Explain some analysis values based on your timing diagram:


Output E1will be HIGH if A and B are LOW and D is HIGH

Output E2 will be HIGH if A and D are LOW

Output E3 will be HIGH if A and D are HIGH

Output E4 will be HIGH if B and C are HIGH and D is LOW

5. Using dual symbol concept, convert your circuit in step (3) to NAND gates only. Use Deeds Simulator.



- 6. Simulate the Deeds circuit in step (5):
- a) Update Truth Table 3 based on the simulation result.


**Truth Table 3** 

	INP	UTS		OUTPUTS				
Α	В	С	D	E1	E2	E3	E4	
0	0	0	0	0	1	0	0	
0	0	0	1	1	0	0	0	
0	0	1	0	0	1	0	0	
0	0	1	1	1	0	0	0	
0	1	0	0	0	1	0	0	
0	1	0	1	0	0	0	0	
0	1	1	0	0	1	0	1	
0	1	1	1	0	0	0	0	
1	0	0	0	0	0	0	0	
1	0	0	1	0	0	1	0	
1	0	1	0	0	0	0	0	
1	0	1	1	0	0	1	0	
1	1	0	0	0	0	0	0	
1	1	0	1	0	0	1	0	
1	1	1	0	0	0	0	1	
1	1	1	1	0	0	1	0	

Compare the output results in Truth Table 3 with Truth Table 2. What is your conclusion?

The output results in Truth Table 3 and Truth Table 2 are the same because both circuits are actually the equivalent, only the gates are not the same. Truth Table 3 uses the same gate for the whole circuit meanwhile the Truth Table 2 uses different gates in the circuit. However, both are actually the same.

# b) Timing Diagram



Explain some analysis values based on your timing diagram:

Output E1will be HIGH if A and B are LOW and D is HIGH

Output E2 will be HIGH if A and D are LOW

Output E3 will be HIGH if A and D are HIGH

Output E4 will be HIGH if B and C are HIGH and D is LOW