

# DIGITAL LOGIC SEMESTER I 2020/2021 SECR1013-05 LAB 2

NAME OF STUDENTS MATRIC NO.
ARIF SUFFIAN BIN MUHAMAD ZAILI A20EC0184
MOHAMAD HAZIQ ZIKRY BIN MOHAMMAD RAZAK A20EC0079

**LECTURER**: RASHIDAH BINTI KADIR

SUBMISSION DATE: 4th JANUARY 2021

### D. Lab Activities

## Part 1

Simulating logic circuit, construct truth table and timing diagram with Deeds.

Given Boolean expression as follow:


$$Y = AB + BC + AC$$

1. Convert the non-standard Boolean expression into standard form.

2. Based on standard form expression, complete the following truth table.


	INPUT				
A	В	C	Y		
- 1	t	1	١		
ı	1	0	l		
ı	0	1	ı		
1	0	0	0		
0	1	_	1		
0	1	o	0		
0	0	ı	0		
0	О	0	0		

- 3. Using Deeds Simulator, draw the following circuits:
  - a) Circuit (i) for non-standard form (based on the given expression).



Circuit (i)

b) Circuit (ii) for standard form (from your answer in question (1)).



Circuit (ii)

Simulate these two circuits in step (3) and complete their truth table.

Compare the simulation result for these two truth tables. What is your conclusion?

Circuit (i)

	INPUT		OUTPUT
Α	В	С	Y
ı	- (	1	١
1	1	0	l
1	0	1	- 1
1	0	0	0
0	1	1	1
0	i	a	0
O	0	1	0
0	0	0	0

Circuit (ii)

	INPUT					
Α	В	C .	Y			
	1		١			
1 .	_	0	l			
-	O	_	1			
1	O	0	0			
0	1	-				
0	1	O	0			
0	0	1	0			
0	0	0	0			

Conclusion:

The outputs of both circuits are the same. This is because both expressions are the same and the difference is that the expression in circuit (i) is simpler than in circuit (ii).

5. Simulate output of circuit (ii) with Timing Diagram. Illustrate some examples of different inputs and output.



# **Experimental Steps**

 $1. \ \ Complete\ Truth\ Table\ 1\ for\ Digital\ Fault\ Diagnose\ Circuit.\ Use\ variables\ A,B,C\ and\ D$  as inputs; E1, E2, E3 and E4 as outputs.

Truth Table 1

	INPU'	TS				OUTPUTS			
A	В	C	D	E1	E2	E3	E4		
0	0	0	0	0	1	0	0		
0	0	0	- 1	1	0	0	0		
6	0	1	0	0	l	0	0		
0	0	1	ı	X	×	X	×		
0	1	D	0	0	1	0	0		
0	- (	0	1	×	X	X	X		
Ð	ı	1	0	X	×	X	$\times$		
0	l	1	ı	0	0	O	0		
- 1	Ð	Ø	0	O	0	0	0		
1	0	0	1	X	X	×	X		
l	0	1	0	X	X	~	×		
- 1	9	1	- 1	0	O	1	0		
(	1	0	0	X	X	×	×		
1	1	0	- 1	0	0	1	0		
I	l	Ī	þ	0	0	0	ı		
l	I	(	1	0	0	ſ	0		

2. Using K-MAP, get minimized SOP Boolean expressions for E1, E2, E3 and E4 circuits.

E1

cd				
ab	00	01	11	10
00	0	(1	x)	0
01	0	X	0	X
11	X	0	0	0
10	0	X	0	X

E1 = ĀĒD E2

cd				
ab	00	01	11	10
00	$\overline{1}$	0	X	(1)
01	(1)	X	0	(x)
11	X	0	0	0
10	0	X	0	X

 $E2 = \bar{A}\bar{D}$ 


cd				
ab	00	01	11	10
00	0	0	X	0
01	0	X	0	X
11	X	$\Box$	1)	0
10	0	\ X	1/	X

E3 = AD E4

cd				
ab	00	01	11	10
00	0	0	X	0
01	0	X	0 (	$\mathbf{X}$
11	X	0	0 (	1)
10	0	X	0	X

 $E4 = BC\overline{D}$ 

From the Boolean expression in the step (2), draw your final E1, E2, E3 and E4 circuits using 2 input basic gates (AND, OR, NOT). Use Deeds Simulator.




- 4. Simulate the Deeds circuit in step (3):
- a) Update Truth Table 2 based on the simulation result.

Truth Table 2


	INPU	TS			OUTP	PUTS	
A	В	C	D	E1	E2	E3	E4
0	0	0	0	0	١	0	0
0	0	0	1	1	0	0	0
0	0	l î	0	0	1	0	0
0	0	ı	1	ı	0	0	0
0	I.	0	0	0	1	0	0
0	ı	0	1	0	0	0	0
0	ì	- 1	0	0	1	0	1
0	1	1	1	0	0	0	0
1	0	0	0	0	0	0	0
ī	0	0	1	0	0	1	0
1	0	1	0	0	0	0	0
١	0	l	ı	0	0	ı	0
1		0	0	0	0	0	0
1		0	1	0	0	1	0
1	l l	l	0	0	0	G	ı
1	ı	1	1	0	0	ı	0

Compare the output results in truth table 2 with truth table 1. What is your conclusion? It is the same output

# B) Timing diagram



5. Using dual symbol concept, convert your circuit in step (3) to NAND gates only. Use Deeds Simulator




- 6) Simulate the Deeds circuit in step (5)
- a) Update Truth table 3 based on the simulation result

Truth table 3

	INPU	TS			OUTP	UTS	
A	В	C	D	E1	E2	E3	E4
0	0	0	0	0	1	0	0
0	0	0	1	1	0	0	0
0	0	ı	0	0	1	0	0
0	0	ı	1	1	0	0	0
0	l L	0	0	0	1	0	0
0	ı	0	- 1	0	0	0	0
0	1	1	0	0	ı	0	1
0	1	ı	1	0	0	0	0
ı	0	0	0	0	0	0	0
ı	0	0	- 1	0	0	1	0
ı	0	1	0	0	0	0	0
ı	0	ı	ı	0	0	1	0
- 1		0	0	0	0	0	0
1		0	1	0	0	1	0
1	i	ı	0	0	0	0	ı
1	1	ı	1	0	0	1	0

Compare the output results in Truth Table 3 with Truth Table 2. What is your conclusion? It gives the same output with truth table 2.

# b) Timing Diagram



Explain some analysis values based on your timing diagram:

<u>The outcome is similar due to how the NAND gates work thus the timing diagram is similar to the ones before</u>