



Exercise 6.1: Determine the sum (Σ) and the output carry (C_{out}) of a **half adder** for each set of input bits:

Solution:


$$\Sigma = A \oplus B$$

$$C_{out} = AB$$

	Input, A	Input, B	Sum (Σ)	Output carry (C_{out})
i)	0	1	1	0
ii)	0	0	0	0
iii)	1	0	1	0
iv)	1	1	0	1

Exercise 6.2: A full adder has $C_{in}=1$. What are the sum (Σ) and the output carry (C_{out}) when $A=1$ and $B=1$?

Solution 6.2:




$$A = 1, B = 1, \text{ and } C_{in} = 1$$

$$1 + 1 + 1 = 1 \text{ with carry } 1$$

$$\Sigma = 1, C_{out} = 1$$

Parallel Adder

Extra




MSI chip: (74LS283)
4-bit parallel adder

Comparator

Extra

Example: Compare the equality for these 2-bits binary $A=10_2$ and $B=11_2$

General format: Binary number $A \rightarrow A_1A_0$
Binary number $B \rightarrow B_1B_0$




LOW: Indicate Not Equal

Comparator

Solution:

(a) 10 and 10



(a)

(b) 11 and 10



(b)



MSI chip: (74LS85)

4-bit Comparator

7485






Figure: Logic symbol for a 4-bit comparator with inequality indication.

Exercise 6.3: What are the comparator outputs when binary number of $A = 1011$ and $B = 1010$ applied as the inputs ?

Solution 6.3:



Step 1: Compare A_3 and $B_3 \rightarrow$ Number $A = B$; compare next bits

Step 2: Compare A_2 and $B_2 \rightarrow$ Number $A = B$; compare next bits.


Step 3: Compare A_1 and $B_1 \rightarrow$ Number $A = B$; compare next bits.

Step 4: Compare A_0 and $B_0 \rightarrow$ Number $A > B$


$A > B = 1, A < B = 0, A = B = 0$
when $A = 1011$ and $B = 1010$

Exercise 6.4: Develop the logic required to detect the binary code 10010 and produce an active-LOW output.


Solution 6.4:



Exercise 6.5: When the output is active-HIGH for each of decoding gates in the Figure, what is the binary code appearing on the inputs? The MSB is A_3 .




(a)




(b)



Solution 6.5:




(a) $A_3A_2A_1A_0 = 1110$



(b) $A_3A_2A_1A_0 = 1000$




Decoder IC: 4-Bit Decoder





Decoder:

4-Bit Decoder



A	B	C	D	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	1	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1
0	1	0	0	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1
0	1	0	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1
0	1	1	0	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1
1	0	0	0	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1
1	0	1	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1
1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1
1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1
1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0


Extra

4-Bit Decoder

Example:

Port Address: 0100_2
I/O Request : LOW(0)


I/O Port: Scanner



A simplified computer I/O port system with a port address decoder with only four address lines shown.

- Exercise 6.6:** Suppose, HIGH are applied to input 2 and 9 of the circuit
- What are the states of the output lines?
 - Does this represent a valid BCD code?
 - What is the restriction on the encoder logic?

Solution 6.6:



(a) $A_3 = 0, A_2 = 0, A_1 = 1, A_0 = 0$
 $A_3 = 1, A_2 = 0, A_1 = 0, A_0 = 1$

(b) YES. The valid BCD code is between 0-9

(c) Only one input can be HIGH; the rest must be LOW