

**Exercise 8b.3**: Design 2-bit synchronous counter that using D flip-flop. Show all steps clearly.



**Exercise 8b.5**: Design 3-bit synchronous counter that using T flip-flop. Show all steps clearly.



**Exercise 8b.6**: Design 4-bit synchronous counter that using J-K flip-flop with negative edge triggered. Show all steps clearly.



**Exercise 8b.7**: Design 3-bit synchronous counter that using J-K flip-flop based on the state diagram below. Show all steps clearly.





Exercise 8b.11: Design a counter with the irregular binary count sequence shown in the state diagram below using JK FF.





## Exercise 8b.12: Design a synchronous counter with the irregular binary count sequence shown in the state diagram below using J-K FF.



K-maps: **Exercise 8b.12**:



txnq

## Exercise 8b.13: Two type of counters, modulus-4 and modulus-8 need to be used to achieve count up to modulus-*n* (*n* CLK).

- a) How to cascade the counters to achieve count until 32 CLK (modulus-32)?
- b) What is the frequency produced by each counter given an initial frequency as 800MHz?

**Exercise 8b.15**: Analysis for the following sequential circuit. Use Method 1. Get state diagram for the sequential



tra

## Exercise 8b.16:

Analysis for the following sequential circuit. Use Method 2. Get state diagram for the sequential circuit.

