




Example 3:

5-bit SISO (Right SR)

Data input: 11010

Initially all FFs are cleared.
MSB are shifted in first.







Clock, t	FF0	FF1	FF2	FF3	FF4
Initially	0	0	0	0	0
1	1	0	0	0	0
2	1	1	0	0	0
3	0	1	1	0	0
4	1	0	1	1	0
5	0	1	0	1	1




Example 4: Show the states of 4-bit SIPO shift register (SRG 4) for the data input **0110 (MSB shifted first)** and clock waveforms. The register initially all is 1s.



Clock, t	FF0	FF1	FF2	FF3
Initially	1	1	1	1
1	0	1	1	1
2	1	0	1	1
3	1	1	0	1
4	0	1	1	0



Extra




Exercise 9.1: Show the states of 6-bit SIPO shift register (SRG 6) for the data input **011001** and clock waveforms.

The register initially all is 0s and MSB will enter first.


Solution :

Clock, t	FF0	FF1	FF2	FF3	FF4	FF5
Initially	0	0	0	0	0	0
1	0	0	0	0	0	0
2	1	0	0	0	0	0
3	1	1	0	0	0	0
4	0	1	1	0	0	0
5	0	0	1	1	0	0
6	1	0	0	1	1	0



Extra

Clock, t	FF0	FF1	FF2	FF3	FF4	FF5
Initially	0	0	0	0	0	0
1	0	0	0	0	0	0
2	1	0	0	0	0	0
3	1	1	0	0	0	0
4	0	1	1	0	0	0
5	0	0	1	1	0	0
6	1	0	0	1	1	0




Self-Test:

Generate a table for the data shifting out.


Extra

Exercise 9.4: Complete the timing diagram of 6-bit PISO shift register (SRG 6) for the data input **011001** (MSB shifted first). The register initially all is 0s.



Solution:

D₀D₁D₂D₃D₄D₅
1 0 0 1 1 0





Example 7: If a 10-bit ring counter has the initial state 000000101, determine the waveform for each of the Q outputs.

Extra


Solution:

	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
MSB	0	0	0	0	0	0	0	1	0	1
LSB										





Clock Pulse	Q ₉	Q ₈	Q ₇	Q ₆	Q ₅	Q ₄	Q ₃	Q ₂	Q ₁	Q ₀
0	0	0	0	0	0	0	0	1	0	1
1	1	0	0	0	0	0	0	0	1	0
2	0	1	0	0	0	0	0	0	0	1
3	1	0	1	0	0	0	0	0	0	0
4	0	1	0	1	0	0	0	0	0	0
5	0	0	1	0	1	0	0	0	0	0
6	0	0	0	1	0	1	0	0	0	0
7	0	0	0	0	1	0	1	0	0	0
8	0	0	0	0	0	1	0	1	0	0
9	0	0	0	0	0	0	1	0	1	0
10	0	0	0	0	0	0	0	1	0	1



Q₉




Extra


$n\text{-bit} = \text{MOD } 2n$
(state number)

Example:

- For a 4-bit ring counter, there are 4 FFs which make a MOD 8 counter.
- It will recycle after 8 clock cycles.



(a) Four-bit Johnson counter



(b) Five-bit Johnson counter

continue...

Example:

Clock Pulse	Q ₀	Q ₁	Q ₂	Q ₃
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	0	0
9

$\overline{Q_3}$



Complete one cycle

Repeat cycle



Clock Pulse	Q ₀	Q ₁	Q ₂	Q ₃
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	0	0
9

Complete one cycle
Repeat cycle

