



# PART 1

## Circuit (i)

### Logic circuit




### Timing diagram




## Circuit (ii)

### Logic gate



### Timing diagram



## PART 2

Timing diagram using deeds circuit, E1, E2, E3, and E4.

