




COURSE : SECR1013 DIGITAL LOGIC
SESSION/SEM : 2021/2022 - 1

**LAB 2 : COMBINATIONAL LOGIC CIRCUIT DESIGN
SIMULATION USING DEEDS SIMULATOR**

NAME : Noor Hannani Syamimi Binti Mohd Suffian
Thuvaartha Sivarajah
SECTION & LECTURER : Section 01 - Dr.Mohd Fo'ad bin Rohani
DATE : 5th January 2021

A.Objective.

- To expose student with producing digital logic circuit, generating truth table with Deeds Simulator.
- To expose student with conversion between basic gates circuits and universal gates circuits.
- To expose student with a complete cycle process of a combinational circuit design and simulate with Deeds Simulator.

B.Material.

Deeds Software for Windows.

Lab Activities

Part A.

Simulating and converting logic circuit and construct truth table with Deeds.

- Draw circuit in Figure 1 in Deeds.





Figure 1: NAND Universal gates circuit


- Simulate the circuit and built the truth table using the following headers.



Truth Table 1							
INPUT				OUTPUT			
A	B	C	D	E	F	G	X
0	0	0	0	1	1	1	0
0	0	0	1	1	1	0	1
0	0	1	0	1	0	1	0
0	0	1	1	1	0	1	0
0	1	0	0	1	1	1	0
0	1	0	1	1	1	0	1
0	1	1	0	1	0	1	0
0	1	1	1	1	0	1	0
1	0	0	0	1	1	1	0
1	0	0	1	1	1	0	1
1	0	1	0	1	0	1	0
1	0	1	1	1	0	1	0
1	1	0	0	0	1	1	0
1	1	0	1	0	1	0	1
1	1	1	0	0	1	1	0
1	1	1	1	0	1	0	1


- Choose the level/label you want to change and change the gates to dual symbols. Hint: Draw a NAND dual symbol using NOR gate and 2 NOT gates and change NOT drawn with NAND to basic NOT. Paste the circuit (Figure 2) here.

Figure 2



- Simplified the circuit in Question 3. Paste the circuit (Figure 3) here.

Figure 3



- The Confirmed circuit in Figure 3 is equivalent to the circuit in Figure 1 by simulating the circuit and building Truth Table 2.

Truth Table 2							
INPUT				OUTPUT			
A	B	C	D	E	F	G	X
0	0	0	0	1	1	1	0
0	0	0	1	1	1	0	1
0	0	1	0	1	0	1	0
0	0	1	1	1	0	1	0
0	1	0	0	1	1	1	0
0	1	0	1	1	1	0	1
0	1	1	0	1	0	1	0
0	1	1	1	1	0	1	0
1	0	0	0	1	1	1	0
1	0	0	1	1	1	0	1
1	0	1	0	1	0	1	0
1	0	1	1	1	0	1	0
1	1	0	0	0	1	1	0
1	1	0	1	0	1	0	1
1	1	1	0	0	1	1	0
1	1	1	1	0	1	0	1

- Derive the output expression from Figure 1 and show that it is equivalent to the expressions from Figure 3.

Figure 1 : $\overline{\overline{A} \overline{B} \overline{C} \overline{D}}$

Figure 3 : $AB + \overline{C}D$

$X = \overline{\overline{A} \overline{B} \overline{C} \overline{D}} \leftarrow \text{Figure 1}$

$= \overline{\overline{A} \overline{B} \overline{C} \overline{D}}$

$= \overline{\overline{A} \overline{B}} + \overline{\overline{C} \overline{D}}$

$X = AB + \overline{C}D \leftarrow \text{Figure 3}$

∴ Figure 1 equivalent with Figure 3

Part B.

Combinational circuit design process and simulate with Deeds Simulator.

Design Process

- Determine Parameter Input/Output and their relations.
- Variable definition (not needed here)
- Construct Truth Table.
- Using K-Map, get the SOP optimized form of all Boolean equation outputs.
- Draw the circuit and use duality symbol.
- Simulate the design using Deeds Simulator. Check the results according to Truth Table.

Problem Situation

A new digital fault diagnoses circuit is requested to be designed for analysing four bit 2's complement input binary number from sensors A, B, C, and D. Sensor A represents input MSB and sensor D represents input LSB. As shown in the following Figure 4, bit pattern analysis from input sensors A, B, C, and D will trigger four different output errors (active HIGH) of type E1, E2, E3, and E4.




Figure 4

The following rules are used to activate the error's signal type:

RULE 1: E1 is activated if the input number is positive even and the majority of the bits is '0'.

RULE 2: E2 is activated if the input number is positive odd and the majority of the bits is '0'.

RULE 3: E3 is activated if the input number is negative even and the majority of the bits is '1'.

RULE 4: E4 is activated if the input number is negative odd and the majority of the bits is '1'.

RULE 5: The output of error signal is invalid if the input has equal bit '0' and bit '1'

NOTE: Positive odd is positive numbers that are odd
Negative even is negative numbers that are even.
Zero is considered positive even number.

Experimental Steps

- Create Truth Table 3 for Digital Fault Diagnose Circuit. Use variables A, B, C and D as inputs; E1, E2, E3 and E4 as outputs.

Truth Table 3							
INPUT				OUTPUT			
A	B	C	D	E1	E2	E3	E4
0	0	0	0	1	0	0	0
0	0	0	1	0	1	0	0
0	0	1	0	X	X	X	X
0	0	1	1	X	X	X	X
0	1	0	0	1	0	0	0
0	1	0	1	X	X	X	X
0	1	1	0	X	X	X	X
0	1	1	1	0	1	0	0
1	0	0	0	0	0	0	0
1	0	0	1	X	X	X	X
1	0	1	0	X	X	X	X
1	0	1	1	0	0	0	1
1	1	0	0	X	X	X	X
1	1	0	1	0	0	0	1
1	1	1	0	0	0	1	0
1	1	1	1	1	0	0	1

- Using K-MAP, get minimized SOP Boolean expressions for E1, E2, E3 and E4 circuits. Post your K-MAP here.

E1

CD \ AB	00	01	11	10
00	1	0	X	1
01	1	X	0	X
11	X	0	0	0
10	0	X	0	X

$E1 = A'D$

E2

CD \ AB	00	01	11	10
00	0	1	X	0
01	0	X	0	X
11	X	0	0	0
10	0	X	0	X

$E2 = A'B'D$

E3

CD \ AB	00	01	11	10
00	0	0	X	0
01	0	X	0	X
11	X	0	0	1
10	0	X	0	X


$E3 = ACD'$

E4

CD \ AB	00	01	11	10
00	0	0	X	0
01	0	X	0	X
11	X	1	1	0
10	0	X	1	X

$E4 = AD$

- From the Boolean expression in the step (2), draw your final E1, E2, E3 and E4 circuits. Use Deeds Simulator and paste your circuit here.



- Simulate the Deeds circuit in step (3) and update the output (Truth Table 4) based on the simulation result.


Truth Table 4

INPUT				OUTPUT			
A	B	C	D	E1	E2	E3	E4
0	0	0	0	1	0	0	0
0	0	0	1	0	1	0	0
0	0	1	0	1	0	0	0
0	0	1	1	0	1	0	0
0	1	0	0	1	0	0	0
0	1	0	1	0	1	0	0
0	1	1	0	1	0	0	0
0	1	1	1	0	1	0	0
1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0
1	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0
1	1	0	0	0	0	0	0
1	1	0	1	0	0	0	1
1	1	1	0	0	0	1	0
1	1	1	1	1	0	0	1

- From the circuit in step (3), show the conversion of basic gates in E1, E2, E3 and E4 circuits to NOR universal gates. Post your workings here.



- Draw the results of Step (5) in DEEDS. Post the circuits here.



- Confirm your circuit by simulating the circuits. Build Truth Table 5.

Truth Table 5

INPUT				OUTPUT			
A	B	C	D	E1	E2	E3	E4
0	0	0	0	1	0	0	0
0	0	0	1	0	1	0	0
0	0	1	0	1	0	0	0
0	0	1	1	0	1	0	0
0	1	0	0	1	0	0	0
0	1	0	1	0	1	0	0
0	1	1	0	1	0	0	0
0	1	1	1	0	1	0	0
1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0
1	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0
1	1	0	0	0	0	0	0
1	1	0	1	0	0	0	1
1	1	1	0	0	0	1	0
1	1	1	1	1	0	0	1

- Are all your Truth Tables 3, 4 and 5 equal or differ? Why are they the same and/or why are they different? Give your reasoning.

Truth Tables 4 and 5 are equal but Truth Table 3 is different as it involves the don't care(X) condition.