



Department of Computer Science
Faculty of Computing
UNIVERSITI TEKNOLOGI MALAYSIA

SUBJECT NAME: DIGITAL LOGIC

SUBJECT CODE: SECR1013

SEMESTER: 1

LAB TITLE: LAB 1: COMBINATIONAL LOGIC

GROUP MEMBER : 1. Name: HARCHANA A/P ARULAPPAN

Email: harchana@graduate.utm.my

2. Name: NASRUL AMIN BIN AB HADI

Email: nasrulamin@graduate.utm.my

SUBMITTED DATE: 29 / 11 / 2021

COMMENTS:

MARKS:

Lab # 1



Department of Computer Science
Faculty of Computing
UNIVERSITI TEKNOLOGI MALAYSIA

SUBJECT : SCSR1013 DIGITAL LOGIC

SESSION/SEM : 01 / SEM 1

LAB 1 : COMBINATIONAL LOGIC

NAME 1 : HARCHANA A/P ARULAPPAN (A21EC0028)

NAME 2 : NASRUL AMIN BIN AB HADI (A21EC0099)



DATE : 27 NOVEMBER 2021

REMARKS :


MARKS:

D. Preliminary Work

1. Draw a symbol, determine the IC number and produce a truth table for the following gate.

<u>AND</u>	<u>NAND</u>																																				
Symbol: 	Symbol: 																																				
IC Number: <u>7408</u>	IC Number: <u>7400</u>																																				
Truth Table 1	Truth Table 2																																				
<table border="1"><thead><tr><th colspan="2">Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>F</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></tbody></table>	Input		Output	A	B	F	0	0	0	0	1	0	1	0	0	1	1	1	<table border="1"><thead><tr><th colspan="2">Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>F</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></tbody></table>	Input		Output	A	B	F	0	0	1	0	1	1	1	0	1	1	1	0
Input		Output																																			
A	B	F																																			
0	0	0																																			
0	1	0																																			
1	0	0																																			
1	1	1																																			
Input		Output																																			
A	B	F																																			
0	0	1																																			
0	1	1																																			
1	0	1																																			
1	1	0																																			


2. Complete the truth table for the following circuit.



Truth Table 3

A	B	C	F
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

3. Write the Boolean expression for output C, D and F the following circuit.



$$C = \overline{A}B$$

$$D = \overline{A}.B$$

$$F = (\overline{A}B) + (\overline{A}B)$$

4. Complete the truth table for the circuit in (3) based on the Boolean expression produced for C, D and F.

Truth Table 4

A	B	C	D	F
0	0	0	0	0
0	1	0	1	1
1	0	1	0	1
1	1	0	0	0

E. Laboratory Work

Part 1

- Construct Circuit 1 on the breadboard. Connect all inputs (A, B) to a switches and output F to LEDs.

Truth Table 5

Input		Output
A	B	F
0	0	0
0	1	0
1	0	0
1	1	1



Circuit 1

- Test Circuit 1 and fill in Truth Table 5 for the circuit response to all possible input combinations. The Truth Table 5 should match the Truth Table 1 prepared in the Preliminary Work.



Fully Completed ☐

Partially Completed ☐


Checked by: _____

Part 2

- Construct Circuit 2 on the breadboard. Connect all inputs (A, B) to a switches and output C and F to LEDs.

Truth Table 6

A	B	C	F
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0



Circuit 2

- Test Circuit 2; fill in Truth Table 6, for the circuit response to all possible input combinations.
- Compare Truth Table 6 to Truth Table 2. What conclusion can you make?

Both of the truth table have the same output. If all or any of the input are Low, then the output is high. If all of the input are high, then the output is Low.




Fully Completed ☐

Partially Completed ☐

Checked by: _____

Part 3

6. Construct circuit 3 on the breadboard. Connect all inputs (A, B) to a switches and output C, D and F to LEDs.




Truth Table 7

A	B	C	D	F
0	0	0	0	0
0	1	0	1	1
1	0	1	0	1
1	1	0	0	0

Circuit 3

7. Test Circuit 3; fill in Truth Table 7 for the circuit outputs (C, D, and F) for all possible input combinations.
8. What single gate does Circuit 3 represent?

XOR Gate , 



Fully Completed ☐

Partially Completed ☐

Checked by: _____