

Objectives:

- □ To master the concepts of hierarchical memory organization.
- To understand how each level of memory contributes to system performance, and how the performance is measured.
- To master the concepts behind cache memory and understands the basic concept of virtual memory.

Module 6 Memory


- 6.1 Introduction
- 6.2 Main Memory
- 6.3 Cache Memory
- 6.4 Virtual Memory
- 6.5 Summary

Module 6 Memory

- 6.1 Introduction
- 6.2 Main Memory
- 6.3 Cache Memory
- 6.4 Virtual Memory
- 6.6 Summary

- Overview
- Cache Mapping Schemes
- Replacement Policy
- Cache Performances

- *Cache memory is designed to combine:
 - the memory access <u>time</u> of expensive, <u>high-speed</u> memory with
 - the large memory <u>size</u> of less expensive, <u>lower-speed</u> memory.
- *The cache contains a copy of portions of main memory.
- Unlike main memory, which is accessed by address, cache is typically accessed by <u>content</u>; hence, it is often called <u>content</u> addressable memory.






Figure: Cache and Main Memory

Cache Mapping Schemes

- The "content" that is addressed in *addressable cache memory* is a <u>subset of the bits</u> of a <u>main memory</u> address called a *field*.
- The fields into which a memory address is divided provide a many-to-one mapping between <u>larger main memory</u> and the <u>smaller cache memory</u>.
- Many blocks of main memory map to a single block of cache.
- A tag field in the cache block distinguishes one cached memory block from another.





Figure: Cache/Main Memory Structure



How to map main memory address to cache memory address?

- Depending on the mapping scheme, cache may has two or three fields.
- These fields depends on the particular mapping scheme being used to determine where the <u>data</u> is placed when it is originally copied into cache.




Figure: Cache mapping schemes

(a) Direct Mapping



- The simplest technique.
- *A cache structure in which each memory location is mapped to exactly one location in the cache.
- Address formats:

Main memory address:

Cache Memory:

Line/Slot

Line/Slot

Cache Address

Cache Word



Example 7: Direct Mapping.


A main memory contains 8 words while the cache has only 4 words. Using direct address mapping, identify the fields of the main memory address.


Solution:


- Total memory words = 8 = 2³
 - → Require 3 bits for main memory address.
- Total cache words = 4 = 2²
 - → Require 2 bits for cache address (*Line/Slot*)
- Tag size = 3 2 = 1 bit


 $Main\ memory = 3\ bits$











Main Memory

Cache Memory




Example 8: Direct Mapping.

A main memory contains 32 words while the cache has only 8 words. Using direct address mapping, identify the fields of the main memory address.

Solution:

- Total memory words = $32 = 2^5$
 - → Require 5 bits for main memory address.
- Total cache words = 8 = 2³
 - → Require 3 bits for cache address (*Line/Slot*)
- Tag size = 5 3 = 2 bits

 $Main\ memory = 5\ bits$




Example 9: Direct Mapping.

Size of cache memory is 64 *Kword* and the size of main memory is 64 *M* × 8 *bit* word. Determine the word size of main memory, cache and the main memory address format.


Solution:

- Total words in main memory = $64M = 2^6 \times 2^{20} = 2^{26}$
 - → Require 26 bits for main memory address.
- Total cache words = $64K = 2^6 \times 2^{10} = 2^{16} \rightarrow 16$ bits for *Line/Slot*
- Tag size = 26 16 = 10 bits
- Size of main memory word = 8 bits
 - → Size of cache word = Tag + (No. words in cache × size) = $10 + (1 \times 8) = 18$ bits



$$= 10 + 8 = 18$$
 bits

Cache Hit and Miss



*Cache Miss

A request for data from the cache that cannot be filled because the data is not present in the cache.

Main Memory

Cache Memory

Example 10:

Cache hit and miss.

A main memory contains 16 words while the cache has only 4 words. Using direct address mapping, identify the fields of the main memory address.

$Main\ memory = 4\ bits$

Tag	Line/Slot	
2 bits	2 bits	

- Dec/Hex. Line/Slot Tag Content 3 11 XX10 XX01 XX

00

Cache Memory

XX

Solution:

- Total memory words = $16 = 2^4$
 - → Require 4 bits for main memory address.
- Total cache words = $4 = 2^2$
 - → Require 2 bits for cache address (*Line/Slot*)
- Tag size = 4 2 = 2 bits

Based on previous example, consider the following main memory with contents.

Dec/Hex.	Line/Slot	Tag	Content
3	11	XX	XX
2	10	XX	XX
1	01	XX	XX
0	00	XX	XX

Cache Memory

Memory address:

 \rightarrow (Tag | Line/Slot)

Hex. Address	Content ((Hex))
--------------	-----------	-------	---

		•
F	11 11	11
E	11 10	10
D	11 01	01
C	11 00	A1
В	10 11	F5
A	10 <mark>10</mark>	F4
9	10 <mark>01</mark>	F3
8	10 00	F1
7	01 11	FF
6	01 10	91
5	01 01	10
4	01 00	19
3	00 11	13
2	00 10	02
1	00 01	01
0	00 00	EE

Example 11: Cache hit and miss operation.


(Read Process)

A main memory contains 32 words while the cache has only 8 words. Using direct address mapping, identify the fields of the main memory address.

Solution:

- Total memory words = $32 = 2^5 \rightarrow 5$ bits
- Total cache words = $8 = 2^3 \rightarrow 3$ bits (*Line/Slot*)
- Tag size = 5 3 = 2 bits

 $Main\ memory = 5\ bits$



Memory address:

 \rightarrow (Tag / Line/Slot)

Dec/Hex.	Line/Slot	Tag	Content
7	111	XX	XX
6	110	XX	XX
5	101	XX	XX
4	100	XX	XX
3	011	XX	XX
2	010	XX	XX
1	001	XX	XX
0	000	XX	XX

Cache Memory

Hex.	/Dec	Address	Content (He.
1F	31	11 111	11
1E	30	11 <mark>110</mark>	10
1D	29	11 <mark>101</mark>	01
1C	28	11 <mark>100</mark>	A1
1B	27	11 <mark>011</mark>	F5
1A	26	11 010	F4
19	25	11 001	F3
18	24	11 000	F1
17	23	10 111	FF
16	22	10 110	91
15	21	10 <mark>101</mark>	10
14	20	10 <mark>100</mark>	19
13	19	10 <mark>011</mark>	13
12	18	10 010	02
11	17	10 001	01
10	16	10 000	EE
3	3	00 011	A3
2	2	00 010	A1
1	1	00 001	AB
0	0	00 000	01

Based on the example, show the contents of the cache as it responds to a series of request (decimal address):

22, 26, 22, 26, 16, 3, 16, 18

Generated Address			Generated Address Format Address	
Ad	dress	Content	Tag	Line/Slot
(Dec)	(Binary)	(Hex)		
22	10110	91	10	110
26	11010	F4	11	010
22	10110	91	10	110
26	11010	F4	11	010
16	10000	EE	10	000
3	00011	A3	00	011
16	10000	EE	10	000
18	10010	02	10	010

Complete the table by referring to previous slide

Main memory = 5 bits

Tag Line/Slot

2 bits 3 bits

Based on the example, show the contents of the cache as it responds to a series of request (decimal address):

22, 26, 22, 26, 16, 3, 16, 18

Format Address				
Line/Slot	Tag	Content		
		(Hex)		
111	XX	XX		
110	10	91		
101	XX	XX		
100	XX	XX		
011	00	A3		
010	11 10	F4 02		
001	XX	XX		
000	10	EE		

10	110					
		C		0444 0454		
	110		icne m ter upe	emory dating	$\langle \langle \rangle$	
		aj	ier upe	iaiing		

Cache Memory

Activity 3

Exercise 6.1:

Base on previous example, complete the following tables as they respond to a series of request (hexadecimal address):

1D, 14, 1E, 1D, 14, 17, 3, 1C

Format Address				
Line/Slot	Tag Content			
		(Hex)		
111				
110				
101				
100				
011				
010				
001				
000				

Format Address			
Tag	Line/Slot		

Read/Write operation cache				
Hit	Miss	Update cache	Read	Write

Cache Memory

(b) Block Direct Mapping

- The simplest technique of direct mapping can maps each block of main memory into only one possible <u>cache line</u>.
- Address formats: $(2^n \text{ words}, e.g. n = 2)$

 $= 2^{n} - 1$ $= 2^{2} - 1$ = 4 - 1 = 3

Main memory address:

Tag Block Word *n bit*

Cache Memory:

Block

Tag Word 0


Word 1


Word 2

Word $(2^n - 1)$

Cache Address

Cache Word





Main Memory 16-MByte

O I ..



	8 bits		
Main memory address	Data		
0000 0000 0000 0000 0000 0	0 <mark>00</mark> 13h		
0000 0000 0000 0000 0000 0	0 <mark>01</mark> 57h		1 block
0000 0000 0000 0000 0000 0	92h	7	= 4 words
0000 0000 0000 0000 0000 0	0 11 46h		
0000 0000 0000 0000 0000 0	100 24h -		
0000 0000 0000 0000 0000 0	101 36h		

- 16-MByte Main memory
 - $= 2^4 \times 2^{20} = 2^{24}$
 - → 24 bit address

Main memory address

<---->


	Data
0	13579246h
o	24364776h

- Each block is 4 words Word = 4 = 2²
 - → 2 bits to represent every word


WORD

Main memory address

00	01	10	11
13h	57h	92h	46h
24h	36h	47h	76h



Main Memory 16-MByte



<>

Main memory address

0x0040409C

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0100

13579246h	
24364776h	

Data

Memory 1

Address: 0x00404000 0x00404000 2d 0x00404001 45 0x00404002 4a 0x00404003 2d 0x00404004 99 0x00404005 45 0x00404006 99 0x00404007 44 D 0x00404008 04 0x00404009 4b 0x0040400A 4a

4a

Thre

Locals

0x0040400B

Memory 1



Memory 1 Address: 0x00404000 0x00404000 4a 4a 04 00 4a 2d 00 45 00 44 04 4b 0x00404027 00 00 00 00 99 0x0040404E 00 00 0x00404075 99 99 00 99 99 99

00 00

99

99

00 00 00

Data stored in memory as 8 bits vs 32 bits in VS2019

Cache Memory 16-Kline



- Cache Memory = 16-Kline = 2⁴ x 2¹⁰ = 2¹⁴ Line
 - → 14 bit for Line

Main memory size	
= Tag + Line + Word	ł


Tag =
$$24 - 14 - 2 = 8$$
 bits

			Da	ta	
Main mer	nory address		WC	RD	
Tag	Line	00	01	10	11
0000 0000	0000 0000 0000 00	13h	57h	92h	46h
0000 0000	0000 0000 0000 01	24h	36h	47h	76h
0000 0000	0000 0000 0000 10				
0000 0000	0000 0000 0000 11				

Data WORD								
	Tag	00	01	10	11	Line Nu	mber	
	0000 0000	13h	57h	92h	46h	000000	0000 0000	=0000h
	0000 0000	24h	36h	47h	76h	0000 00	0000 0001	=0001h
						0000 00	0000 0010	=0010h
						0000 00	0000 0011	=0011h

16-MByte Main Memory

16-Kline Cache



Addresses in Main Memory & Cache



_		
Q	h	ıtc
\mathbf{c}	U	ıls

Main memory address							
0000 0000	0000	0000	0000	0000	13h		
0000 0000	0000	0000	0000	0001	57h		
0000 0000	0000	0000	0000	0010	92h		
0000 0000	0000	0000	0000	0011	46h		
0000 0000	0000	0000	0000	0100	24h		
0000 0000	0000	0000	0000	0101	36h		

• Each address in main memory contains <u>1 word</u>.

• Each address (line) in cache contains the whole block.


----- 32 bits -----

Main memory address	Data Block
0000 0000 0000 0000 0000 0000	13579246h
0000 0000 0000 0000 0000 0100	24364776h

Tag	[Data Block			Line Nu	ımber
0000 0000	13h	57h	92h	46h	0000 00	0000 0000
0000 0000	24h	36h	47h	76h	0000 00	0000 0001
					0000 00	0000 0010
					0000 00	0000 0011

16-MByte Main Memory


16-Kline Cache




Example 12:

Given the main memory address format using block direct mapping, if each main memory word is 8 bits, calculate:

- a) The main memory capacity.
- b) Total cache blocks.
- c) The size of cache words.






Solution:

- a) Total main memory bits = 7 + 7 + 4 = 18 bits
 - \rightarrow Total memory words = $2^{18} = 256$ Kword
 - \rightarrow Total memory capacity = 256 Kword x 8 bits = 2 Mbit
- b) Block = 7 bits
 - \rightarrow Total cache words = $2^7 \rightarrow 128$ words (*Block*)
- c) Total words = 2^4 = 16 words
 - → Cache word size = Tag + (No. of words in cache × size)

$$= 7 + (16 \times 8)$$

= 132 bits



Example 13:

Consider the main memory address.

Suppose a program generates the address 1AA.

→ In 14-bit binary, this number is: 00 0001 1010 1010

- ✓ The first 7 bits of the address go in the tag field.
- ✓ The next 4 bits go in the block field.
- ✓ The final 3 bits indicate the word within the block.

Padding with bit 0 at MSB to complete 14-bit

Main memory address:

0000011	0101	010
---------	------	-----

1AA

0000011

0101

010

Example 14: (Cache hit)

Tag

g Block

Word

Supposed the program generates the subsequent address 1AB.

→ 1AB: 00 0001 1010 1011

It will find the data it is looking for in cache memory in block 0101, word 011.

Cache Memory:

0101

0000011

000 | 001

010

011 | 100

101

110

111

Block

Tag

Words $(2^3 = 8)$

Main memory address:

1AA

0000011

0101

010

Example 15: (Cache miss)

Tag

Block

Word

Supposed the program generates the address 3AB.

→ In 14-bit binary, this number is: 00 0011 1010 1011

A miss occurred (tag is different).

The tag of cache memory for block 0101, must be replaced with 0000111.

Cache Memory:

0101

0000111

000 001

010

011

100

101

110

111

Block

Tag


Words $(2^3 = 8)$

Activity 4

Exercise 6.2:

Suppose a system using 15-bit main memory addresses and 64 blocks of cache with each block contains 8 words. If the CPU generates the main memory address of 1028 (decimal), draw:

- a) The main memory addressing format
- b) The cache memory with all words fields.



Block Direct Mapping:

Advantages and Disadvantages

Other cache mapping schemes are designed to prevent this kind of thrashing.



The technique is simple and inexpensive to implement.



- □ A fixed cache location for any given block. If a program accesses 2 line/slot/block that map to same line repeatedly, <u>cache</u> <u>hit ratio will be low</u> (Known as <u>thrashing</u>).
- Least effective in its utilization that is, it may leave some cache lines unused because a given line/slot has fixed location.

6

(c) Fully Associative Mapping

- Overcomes the disadvantage of direct mapping by permitting each main memory block to be loaded into any location (line/slot/block) of the cache.
- A memory address is partitioned into only two fields:


Main memory address:

Tag	Word
-----	------

■ With associative mapping, there is flexibility as to which block to replace when a new block is read into the cache.



- When the cache is searched for a specific main memory block, the tag field of the main memory address is <u>compared</u> to all the valid tag fields in cache;
 - ✓ If a match is found, cache hit.
 - ✓ If there is no match, we have a cache miss and the block must be transferred from main memory.



Associative Mapping Example

6

■ Main memory size is 32 Bytes. Each block of main memory is 4 words. Cache size is 8 lines.

Tag (.3 bits)

Word (2 bits)

Part of main memory

00000	AABBCCDD
00100	EEFFGGHH
01000	ABCDABCD
01100	DDCCBBAA
10000	EEIITTRR
10100	FFFFFFF
11000	GGAAHHTT

Current cache content

Data	Line
EEFFGGHH	000
	001
ABCDABCD	010
GGAAHHTT	011
	100
	101
	110
	111
	EEFFGGHH ABCDABCD

Request from CPU


Request	Hit/Miss
00101	Hit
00110	Hit
00000	Miss
10100	Miss
00011	
00100	
00100	

Example 16:

Consider a memory address configuration with 2¹⁴ words, a cache with 16 blocks, and blocks of 8 words.

- Each block = 8 words = $2^3 \rightarrow 3$ bits (*Word*)
- Tag size = 14 3 = 11 bits

$Main\ memory\ address = 14\ bits$



Cache Memory:

Tag	Word 0	
	Word 1	
	Word 2	
	Word (2^n-1)	


666h = 00 0110 0110 0110 0CCh = 00 0110 0110 0

Example 17:

Supposed the program generates the memory address 666h.


→ In 14-bit binary, this number is: 00 0110 0110 0110

Main memory address:



It will find the data it is looking in cache memory for in tag 0CCh, word 110.






Words
$$(2^3 = 8)$$

Activity 5

Example 18:

Consider a memory configuration with 2¹⁴ words, and blocks of 8 words. For data in cache as follows, what is the memory address (hexadecimal).



→ In 14-bit binary, the number 256h is: ?

 \rightarrow The memory address = ?



Fully Associative Mapping:

Advantages and Disadvantages




Flexibility scheme in term of which block to be replaced when a new block is read into the cache.



Every line's tag is examined for a match in fully associative cache (associative mapping), cache searching gets expensive.

(d) Set Associative Mapping



- In this scheme, instead of mapping anywhere in the entire cache, a memory reference can map only to the subset of cache slots.
- Set Associative Mapping is a compromise that exhibits the strengths of both the <u>direct mapping</u> and <u>fully associative</u> <u>mapping</u> approaches while reducing their disadvantages.




- A set-associative cache with n locations for a block is called an n-way set-associative cache.
- An n-way set-associative cache consists of a number of sets, each of which consists of n blocks.
- A block is directly mapped into a set, and then all the blocks in the set are searched for a match.
- In set-associative cache mapping, the main memory address is partitioned into three pieces:

Main memory address:

Tag	Set	Word
-----	-----	------

Main memory address:

Example 19: 2-way



- Suppose we have a main memory of 2¹⁴ bytes.
- It is mapped to a **2-way** set associative cache having 16 blocks where each block contains 8 words.
- Since this is a 2-way cache, each set consists of 2 blocks, and there are 8 sets. (8 words to differentiate 8 distinct sets)
- Thus, we need 3 bits for the set (3 bits to identify 8 unique sets), 3 bits for the word, giving 8 leftover bits for the tag.

2-way = 2 blocks each set e.g. first block is 3FFF Second block is 3FFE 3FFEh = 1111 1111 1111 10

Cache memory (Hex.):

Set	Tag	Word	Tag	Word
7	FF	7	FF	6
7	FF	5	FF	4
7	FF	3	FF	2
7	FF	1	FF	0
6	FF	7	FF	6
6	FF	5	FF	4
6	FF	3	FF	2
6	FF	1	FF	0

(Hex.) <u>Memory Address</u>:

Tag | Set | Word

d3FFF	1111111111111111
3FFE	11111111 <mark>111</mark> 110
3FFD	11111111 <mark>11</mark> 1101
3FFC	1111111111111100
3FFB	11111111 <mark>11</mark> 1011
3FFA	1111111111111010
<i>3FF9</i>	11111111 <mark>111</mark> 001
3FF8	11111111 <mark>111</mark> 000
3FF7	11111111 <mark>110</mark> 111
3FF7 3FF6	11111111 <mark>110</mark> 111 111111111 <mark>110</mark> 110
<i>3FF6</i>	111111111110110
3FF6 3FF5	11111111 <mark>110</mark> 110 111111111 <mark>110</mark> 101
3FF6 3FF5 3FF4	111111111110110 11111111111110101 111111
3FF6 3FF5 3FF4 3FF3	111111111110110 11111111111110101 111111
3FF6 3FF5 3FF4 3FF3 3FF2	111111111110110 11111111111110101 111111

Set Associative Mapping



- Compromise that exhibits the strengths of both the direct and associative approaches while reducing their disadvantages
- Cache consists of a number of sets
- Each set contains a number of lines
- A given block maps to any line in a given set
- e.g. 2 lines per set
 - 2-way associative mapping
 - A given block can be in one of 2 lines in only one set




Figure 4.15 Two-Way Set-Associative Mapping Example

2-Way Set Associative Mapping Examp 6

Main memory size is 32 Bytes. Each block of main memory is 4 words. Cache size is 8 lines.

Tag	Se	t Word
1 bit	2 bit	2 bit

Request from CPU

Request
00100
10110
00000
11000
00011

Part of main memory


00000	AABBCCDD
00100	EEFFGGHH
01000	ABCDABCD
01100	DDCCBBAA
10000	EEIITTRR
10100	FFFFFFF
11000	GGAAHHTT

Current cache content

Tag	Data	Set	Tag	Data
		Number		
0	AABBCCDD	00		
1	FFFFFFF	01	1	EEFFGGHH
		10		
		11		

Main memory address:

Example 20: 4-way



- Suppose we have a main memory of 2¹⁴ bytes.
- It is mapped to a 4-way set associative cache having 16 blocks where each block contains 8 words. (so 4 blocks in each set)
- Since this is a 4-way cache, each set consists of 4 blocks, and there are 4 sets altogether.
- Thus, we need 2 bits for the set, 3 bits for the word (to differentiate which block in the set), giving 9 leftover bits for the tag.

Memory Address: (Hex.)3FFF 1111111111<mark>11</mark>1111 3FFE 11111111111110 1111111111<mark>11</mark>101 3FFD 3FFC 111111111<mark>11</mark>100 3FFB 3FFA 1111111111<mark>11</mark>010 3FF9 111111111111001 *3FF8* 111111111<mark>11</mark>000 Tag | Set | Word


Memory Address: (Hex.)1111111111110111 *3FF7 3FF6* 111111111<mark>10</mark>110 *3FF5* 1111111111<mark>10</mark>101 *3FF4* 111111111<mark>10</mark>100 1111111111<mark>10</mark>011 3FF3 *3FF2* 111111111<mark>10</mark>010 3FF1 111111111<mark>10</mark>001 *3FF0* 111111111<mark>10</mark>000 | Set | Word Tag

Cache memory (Hex.):

Set	Tag	Word	Tag	Word	Tag	Word	Tag	Word
3	FF	7	FF	6	FF	5	FF	4
3	F	3	FF	2	FF	1	FF	0
2	FF	7	FF	6	FF	5	FF	4
2	FF	3	FF	2	FF	1	FF	0


Main memory address:

Example 21:




Suppose we want to read or write a word at the memory address 357A (hexadecimal)


→ In 18-bit binary of the main memory, this number is:



→ So we search only the two tags in cache set 23 to see if either one matches tag 13. If so, we have a cache hit.



(a) Direct mapping



(b) Associative mapping

Comparison on Cache Mapping Schemes



Because there are fewer cache lines than main memory blocks, an algorithm is needed for mapping main memory blocks into cache lines

Direct

- The simplest technique
- Maps each block of main memory into only one possible cache line

Associative

- Permits each main memory block to be loaded into any line of the cache
- The cache control logic interprets a memory address simply as a Tag and a Word field
- To determine whether a block is in the cache, the cache control logic must simultaneously examine every line's Tag for a match

Set Associative

 A compromise that exhibits the strengths of both the direct and associative approaches while reducing their disadvantages

Activity 6

Determine *n* for a), b), c) and d)

a) n-way set associative

Block	Tag	Data
0		000
1		001
2		010
3		011
4		100
5		101
6		110
7		111

b) n-way set associative

Set	Tag	Data	Tag	Data
0		000		001
1		010		011
2		100		101
3		110		111
'				

c) n-way set associative

Set	Tag	Data	Tag	Data	Tag	Data	Tag	Data
0		000		001		010		011
1		100		101		110		111

d) n-way set associative

_	Гад	Data	Tag	Data												
		000		001		010		011		100		101		110		111

*Once the cache has been filled, when a new block is brought into the cache, one of the existing blocks must be replaced.

How do we determine which block in cache should be replaced?



■ The algorithm for determining replacement is called the replacement policy.



- A replacement policy is <u>invoked</u> when it becomes necessary to evict a line/slot/block from cache.
- *There are several popular replacement policies:
 - → One that is not practical but that can be used as a benchmark by which to measure all others is the <u>optimal</u> algorithm.

Although it is impossible to implement an optimal replacement algorithm, it is instructive to use it as a benchmark for assessing the efficiency of any other scheme.




Figure: The replacement algorithms for cache memory.



Table: The replacement algorithms for cache memory.

Algorithms	Operational				
FIFO	Replace block that has been in				
(First In First Out)	cache longest.				
LRU	Keeps track of the last time that a				
(Least Recently Used)	block was assessed and evicts block that has been unused for the longest period of time.				
LFU	Replace block which has had				
(Least Frequently Used)	fewest hits.				
Random	Picks a block at random and replaces it with a new block.				



Which replacement algorithm is the best?



- ✓ The algorithm selected often depends on how the system will be used.
- ✓ No single (practical) algorithm is best for all scenarios.
- ✓ For that reason, designers use algorithms that perform well under a wide variety of circumstances.

6

Cache Write Policies

- In addition to determining which victim to select for replacement, designers must also decide what to do with socalled dirty blocks of cache, or blocks that have been modified in cache.
- Dirty blocks must be written back to memory.
- A write policy determines how this will be done.



*There are two basic write policies:




Figure: Cache write policy techniques

6

Cache Write Policies:

(a) Write Through

A write-through policy updates both the cache and the main memory simultaneously on every write.



Every write to the cache requires a main memory access, essentially slows the system down to main memory speed.

■ However, in real applications, the majority of accesses are reads so this slow-down is negligible/insignificant.

Cache Write Policies:

(b) Write Back

A write-back policy (also called copyback) only updates blocks in main memory when the cache block is selected as a victim and must be removed from cache.



- Normally faster than writethrough because time is not wasted writing information to memory on each write to cache.
- Memory traffic is also reduced.



- Main memory & cache may not contain the same value at a given instant of time.
- Data in cache may be lost,
 if a process terminates
 (crashes) before the write
 to main memory is done.

Cache Performances

- To improve the performance of cache, one must increase the hit ratio by using :
 - □ a better mapping algorithm (up to roughly a 20% increase),
 - better strategies for write operations (potentially a 15% increase),
 - better replacement algorithms (up to a 10% increase), and
 - better coding practices (up to a 30% increase in hit ratio).
- Simply increasing the size of cache may improve the hit ratio by roughly 1–4%, but is not guaranteed to do so.

Miss penalty = The time required to process a *miss*, including the <u>time</u>

that it takes to replace a block of memory plus the <u>time it takes to</u>

deliver the data to the processor

Average Memory Access Time (AMAT)



■ To capture the fact that the time to access data for both hits and misses affects performance, designers sometime use AMAT as a way to examine alternative cache designs.

 $AMAT = Time\ for\ a\ hit + (Miss\ rate \times Miss\ penalty)$

■ AMAT is the <u>average time</u> to access memory considering both hits and misses and the <u>frequency</u> of different accesses. Miss rate = The percentage (%) of memory accesses <u>not found</u> in a given level of memory \rightarrow (1 - hit rate)

Example 22:

Assume that 33% of the instructions in a program are data accesses. The cache hit ratio is 97% and the hit time is one cycle, but the miss penalty is 20 cycles.

AMAT = Time for a hit + (Miss rate
$$\times$$
 Miss penalty)
= 1 cycle + (3% \times 20 cycles)
= 1 cycle + (0.03 \times 20 cycles)
= 1.6 cycles

If the cache was perfect and never missed, the AMAT would be one cycle. But even with just a 3% miss rate, the AMAT here increases 1.6 times!

Activity 7

Exercise 6.3:

Find the AMAT for a processor with a 1ns clock cycle time, a miss penalty of 20 clock cycles, a miss rate of 0.05 misses per instruction, and a cache access time (including hit detection) of 1 clock cycle. Assume that the read and write miss penalties are the same and ignore other write stalls.

Effective Access Time (EAT)



- The performance of a hierarchical memory is measured by its EAT, or the average time per access.
- EAT is a weighted average that uses the hit ratio and the relative access times of the successive levels of the hierarchy.

$$EAT = (H \times Access_C) + ((1 - H) \times Access_{MM})$$

H: Cache hit rate

 $Access_C$: Access time for cache

 $Access_{MM}$: Access time for main memory

This formula can be extended to apply to three- or even four-level memories

Example 23:

Suppose the cache access time is 10ns, main memory access time is 200ns, and the cache hit rate is 99%.

The average time for the processor to access an item in this twolevel memory would then be:

$$EAT = (H \times Access_C) + ((1 - H) \times Access_{MM})$$

= $(0.99 \times 10ns) + ((1 - 0.99) \times 200ns)$
= $9.9ns + (0.01) 200ns$
= $9.9ns + 2ns = 11ns$

Activity 7a

Exercise 6.4:

Suppose a single cache fronting a main memory, which has 80 nanosecond access time, and the cache memory has access time 10 nanoseconds. Calculate the effective access time if the hit rate are:

(a) 90%

(b) 99%

Review Questions



- 6.3.1. What are the differences among direct mapping, associative mapping, and set-associative mapping?
- 6.3.2. For a cache mapping, a main memory address is viewed as consisting of few fields. List and define the fields based on the following schemes:
 - (a) Direct mapping.
 - (b) Fully associative mapping.
 - (c) Set associative mapping.



- 6.3.3. A set-associative cache consists of 64 lines, or slots, divided into four-line sets. Main memory contains 4K blocks of 128 words each. Show the format of main memory addresses
- 6.3.4. A two-way set-associative cache has lines of 16 bytes and a total size of 8 kB. The 64-MB main memory is byte addressable. Show the format of main memory addresses.
- 6.3.5. For the hexadecimal main memory addresses 111111h, 666666h, BBBBBBh, show the following information, in hexadecimal format:
 - (a) Direct mapping.
 - (b) Fully associative mapping.
 - (c) 2-way Set associative mapping.



- 6.3.6. Consider a 32-bit microprocessor that has an on-chip 16kB four-way set-associative cache. Assume that the cache has a line size of four 32-bit words.
 - (a) Draw a block diagram of this cache showing its organization.
 - (b) Where in the cache is the word from memory location ABCDE8F8 mapped?



- 6.3.7. Suppose a computer using direct mapped cache has 2²⁰ words of main memory and a cache of 32 blocks, where each cache block contains 16 words.
 - (a) How many blocks of main memory are there?
 - (b) What is the format of a memory address as seen by the cache, that is, what are the sizes of the tag, block, and word fields?
 - (c) To which cache block will the memory reference 0DB63h map?



- 6.3.8. Suppose a computer using direct mapped cache has 2³² words of main memory and a cache of 1024 blocks, where each cache block contains 32 words.
 - (a) How many blocks of main memory are there?
 - (b) What is the format of a memory address as seen by the cache, that is, what are the sizes of the tag, block, and word fields?
 - (c) To which cache block will the memory reference 000063FAh map?



- 6.3.9. Suppose a computer using fully associative cache has 2¹⁶ words of main memory and a cache of 64 blocks, where each cache block contains 32 words.
 - (a) How many blocks of main memory are there?
 - (b) What is the format of a memory address as seen by the cache, that is, what are the sizes of the tag, block, and word fields?
 - (c) To which cache block will the memory reference F8C9h map?



- 6.3.10. Suppose a computer using fully associative cache has 2²⁴ words of main memory and a cache of 128 blocks, where each cache block contains 64 words.
 - (a) How many blocks of main memory are there?
 - (b) What is the format of a memory address as seen by the cache, that is, what are the sizes of the tag, block, and word fields?
 - (c) To which cache block will the memory reference 01D872h map?



- 6.3.11. Assume a system's memory has 128M words. Blocks are 64 words in length and the cache consists of 32K blocks. Show the format for a main memory address assuming a 2-way set associative cache mapping scheme. Be sure to include the fields as well as their sizes
- 6.3.12. Consider a byte-addressable computer with 24-bit addresses, a cache capable of storing a total of 64KB of data, and blocks of 32 bytes. Show the format of a 24-bit memory address for:
 - (a) Direct mapping.
 - (b) Fully associative mapping.
 - (c) Set associative mapping.



- 6.3.13. Consider a single-level cache with an access time of 2.5ns, a line size of 64 bytes, and a hit ratio of H = 0.95. Main memory uses a block transfer capability that has a first- word (4 bytes) access time of 50ns and an access time of 5ns for each word thereafter.
 - (a) What is the access time when there is a cache miss? Assume that the cache waits until the line has been fetched from main memory and then re-executes for a hit.
 - (b) Suppose that increasing the line size to 128 bytes increases the *H* to 0.97. Does this reduce the average memory access time?

Module 6 Memory

- 6.1 Introduction
- 6.2 Main Memory
- 6.3 Cache Memory
- **6.4 Virtual Memory**
- 6.6 Summary

- Overview
- A Real-World Example: Pentium

Please see Pear Deck for Class Activity on Virtual Memory


The class activity is individual-based. Join link is shared on Telegram group

- We now know that caching allows a computer to access frequently used data from a <u>smaller</u> but <u>faster</u> cache memory. (Cache is found near the top of our memory hierarchy).
- Another important concept inherent in the hierarchy is *virtual* memory.

The purpose of virtual memory is to use the hard disk as an extension of RAM, thus increasing the available address space a process can use.



Virtual memory can be implemented with different techniques:



Paging


- The most common way to implement virtual memory is by using paging.
- Main memory is divided into <u>fixed-size blocks</u> and programs are divided into the same size blocks.
- Typically, chunks of the program are brought into memory as needed.
- It is not necessary to store contiguous chunks of the program in contiguous chunks of main memory.
- Every virtual address for a program that generated by CPU must be <u>translated</u> into a physical address.

Table: Some frequently used terms for virtual memory implemented through paging.

Terms	Description
Virtual address	The logical or program address generated by CPU.
Physical address	The real address in physical memory.
Mapping	Mechanism by which virtual addresses are translated into physical memory.
Page frames	The equal-size chunks in main memory.
Pages	The equal-size chunks in virtual memory.
Paging	The process of copying a virtual page from disk to a page frame in main memory.
Fragmentation	Memory that becomes unusable.
Page fault	An event when a requested page is not in main memory and must be copied into memory from disk.

Page table

- Allocate physical memory to processes in fixed size chunks (page frames) and keep track of where the various pages of the process reside by recording information in a page table.
- Every process has its own page table that typically resides in main memory, and the page table stores the physical location of each virtual page of the process.
- The page table has N rows, where N is the number of virtual pages in the process



$$EAT = (H \times Access_C) + ((1 - H) \times Access_{MM})$$



Example 25:

Suppose a main memory access requires 200ns and that the page fault rate is 1% (99% of the time with the pages needed are in memory). Assume it costs about 10ms to access a page not in memory (this time of 10ms includes the time necessary to transfer the page into memory, update the page table, and access the data).

The effective access time for a memory access is now:

There is a time penalty associated with virtual memory:

For each memory access that the processor generates, there must now be *two* physical memory accesses —one to reference the page table and one to reference the actual data we wish to access

$$EAT = 0.99 (200ns + 200ns) + 0.01 (10ms)$$
$$= 0.99 (400ns) + 0.1ms$$
$$= 396ns + 10000ns$$
$$= 10396ns$$

Example 26:

Based on previous example, even if 100% of the pages were in main memory, the effective access time would be:


$$EAT = 100\% (200ns + 200ns) + 0$$
$$= 1 (400ns)$$
$$= 400ns$$


which is double the access time of memory.

Accessing the page table costs an additional memory access because the page table itself is stored in main memory.

TLB (translation look-aside buffer)

- Accessing the page table costs an additional memory access because the page table itself is stored in main memory
- We can speed up the page table lookup by storing the most recent page lookup values in a page table cache called a translation look-aside buffer (TLB).
- Each TLB entry consists of a virtual page number and its corresponding frame





A Real-World Example: Pentium

- The Pentium architecture exhibits fairly characteristic traits of modern memory management.
 - 32-bit virtual addresses and 32-bit physical addresses.
 - Uses either 4KB or 4MB page sizes, when using paging in different combinations of paging and segmentation.
 - Two caches, L1 and L2, both utilizing a 32-byte block size.
 - Both L1 caches (*I-cache* and *D-cache*) utilize an LRU (least recently used) bit for dealing with block replacement.
 - □ Each L1 cache has a TLB (Translation Lookaside Buffer).
 - The L2 cache can be from 512KB up to 1MB.




Figure: Pentium memory hierarchy

6.5 Summary



- Computer memory is organized in a <u>hierarchy</u>, with the smallest, fastest memory at the top and the largest, slowest memory at the bottom.
- Cache memory gives faster access to main memory, while virtual memory uses disk storage to give the illusion of having a large main memory.
- Cache maps blocks of main memory to blocks of cache memory. Virtual memory maps page frames to virtual pages.
- There are three general types of cache: Direct mapped, fully associative and set associative.



- With fully associative and set associative cache, as well as with virtual memory, replacement policies must be established.
- Replacement policies include LRU, FIFO, or LFU. These policies must also take into account what to do with dirty blocks.
- All virtual memory must deal with fragmentation, internal for paged memory, external for segmented memory.