

SECR2033

Computer Organization and Architecture

Module 5

Central Processing Unit (CPU)

2

Objectives:

- ❑ To learn the components common to every CPU.
- ❑ Be able to explain how each component in CPU contributes to instruction cycle.
- ❑ To understand the concept of pipelining in CPU execution.
- ❑ Be able to understand micro-operations basis for the design and implementation of the control unit.

Module 5

Central Processing Unit (CPU)

3

5.1 Processor Organization

5.2 Register Organization

5.3 Instruction Cycles

5.4 Instruction Pipelining

5.5 Control Unit Operation

5.6 Microprogrammed Control

5.7 Summary

Module 5c

Central Processing Unit (CPU)



5.1 Processor Organization

5.2 Register Organization

5.3 Instruction Cycles

5.4 Instruction Pipelining

5.5 Control Unit Operation

5.6 Microprogrammed Control

5.7 Summary

- ❑ Overview
- ❑ Micro-Operation (1)
- ❑ Control of the Processor

Let's recall from Module 1




Figure: The computer: Top-Level structure

Minimal internal memory, consisting of a set of storage locations, called **registers**.

Let's recall from slide 7 Module 5a

ALU does the actual computation or processing of data

Control unit controls the movement of data and instructions into / out of the processor and controls the operation of the ALU




Figure: The CPU with the System Bus.

- Here, we have to know the external interfaces, usually through a **bus**, and how **interrupts** are handled.
- Six items might be termed the functional requirements for a processor should do and being controlled :

- | | |
|-------------------------|----------------------------|
| 1. Operations (opcodes) | 4. I/O module interface |
| 2. Addressing modes | 5. Memory module interface |
| 3. Registers | 6. Interrupts |

Control of the Processor

- The basis for the design and implementation of the **control unit** are based on the definition of a **functional requirements**.
- Three-step process leads to a characterization of the control unit (CU):
 - 1) Define the **basic elements** of the processor.
 - 2) Describe the **micro-operations** (μOP) that the processor performs.
 - 3) Determine the **functions** that the Control Unit (CU) must perform to cause the micro-operations to be performed.

(1) Basic Elements of the Processor

- The basic functional elements of the processor are the following :

- ❑ **ALU** – the functional essence of the computer.
- ❑ **CU** – causes operations to happen within the processor.
- ❑ **Registers** – used to store data (also status) internal to the processor.
- ❑ **Internal data paths** – used to move data between registers and between register and ALU.
- ❑ **External data paths** – link registers to memory and I/O modules, often by means of a system bus.

(2) Micro-Operation of that Processor Performs

- All micro-operations (μOP) fall into one of the following categories :

- Transfer data from one register to another register.
- Transfer data from a register to an external interface (*e.g.* system bus).
- Transfer data from an external interface to a register.
- Perform an arithmetic or logic operation, using registers for input and output.

(3) Control Unit Functions

*This is a functional description of what the **Control Unit (CU)** does → achieved through the use of **control signals***

Tasks of CU

Sequencing

The CU causes the processor to step through a **series of micro-operations** in the proper sequence, based on the program being executed.


Execution

The CU causes each **micro-operation** to be performed.

Control Signals

■ For the **Control Unit (CU)** to perform its function, it must have:

- ❑ *Inputs* that allow it to determine the state of the system and,
- ❑ *Outputs* that allow it to control the behaviour of the system.






Figure: Block Diagram of the Control Unit

Table: The inputs of CU specification.

| Inputs | Description |
|---------------------------------|--|
| Clock | This is how the Control Unit (CU) “keeps time.” |
| Instruction Register | The opcode and addressing mode of the current instruction are used to determine which <u>micro-operations to perform</u> during the execute cycle. |
| Flags | These are needed by the CU to determine the <u>status of the processor</u> and the outcome of previous ALU operations. |
| Control signal from control bus | The control bus portion of the system bus provides <u>signals to the CU</u> . |

Table: The outputs of CU specification.

| Outputs | Description |
|-------------------------------------|--|
| Control signal within the processor | <p>These are two types:</p> <ul style="list-style-type: none">❑ those that cause data to be moved from one register to another, and❑ those that activate specific ALU functions |
| Control signals to control bus | <p>These are also of two types:</p> <ul style="list-style-type: none">❑ control signals to <u>memory</u>, and❑ control signals to the <u>I/O modules</u>. |

Micro-Operation (μ OP)

- The operation of a computer, in executing a program, consists of a **sequence of instruction cycles**, with one machine instruction per cycle.
- Each **instruction cycle** is made up of a number of **smaller units**.
 - One subdivision that we found convenient is fetch, indirect, execute, and interrupt, with only *fetch* and *execute* cycles always occurring.
- Each of the **smaller cycles** involves a **series of steps**, each of which involves the **processor registers**.

Micro-Operation

A program execution consists of the sequential execution of *instructions*.




Figure: Constituent Elements of a Program Execution

Rules for Micro-Operations Grouping

5

- Proper sequence must be followed
 - $MAR \leftarrow (PC)$ must precede $MBR \leftarrow (memory)$
- Conflicts must be avoided
 - Must not read and write same register at same time
 - $MBR \leftarrow (memory)$ and $IR \leftarrow (MBR)$ must not be in same cycle / during the same time unit



Execute Cycle

5

- Because of the variety of opcodes, there are a number of different sequences of micro-operations that can occur
- Instruction decoding
 - The control unit examines the opcode and generates a sequence of micro-operations based on the value of the opcode
- A simplified add instruction:
 - ADD R1, X (which adds the contents of the location X to register R1)

t1 : MAR \leftarrow (IR(Address))

- In the first step the address portion of the IR is loaded into the MAR

t2 : MBR \leftarrow Memory

- Then the referenced memory location is read

t3 : R1 \leftarrow (R1) + (MBR)

- Finally the contents of R1 and MBR are added by the ALU




Figure 20.3 Flowchart for Instruction Cycle




Figure: Data paths and control signals.

| | Micro-operations | Active Control Signals |
|------------|---|------------------------|
| Fetch: | $t_1: \text{MAR} \leftarrow (\text{PC})$ | C_2 |
| | $t_2: \text{MBR} \leftarrow \text{Memory}$ $\text{PC} \leftarrow (\text{PC}) + 1$ | C_5, C_R |
| | $t_3: \text{IR} \leftarrow (\text{MBR})$ | C_4 |
| Indirect: | $t_1: \text{MAR} \leftarrow (\text{IR}(\text{Address}))$ | C_8 |
| | $t_2: \text{MBR} \leftarrow \text{Memory}$ | C_5, C_R |
| | $t_3: \text{IR}(\text{Address}) \leftarrow (\text{MBR}(\text{Address}))$ | C_4 |
| Interrupt: | $t_1: \text{MBR} \leftarrow (\text{PC})$ | C_1 |
| | $t_2: \text{MAR} \leftarrow \text{Save-address}$ $\text{PC} \leftarrow \text{Routine-address}$ | |
| | $t_3: \text{Memory} \leftarrow (\text{MBR})$ | C_{12}, C_W |

C_R = Read control signal to system bus.

C_W = Write control signal to system bus.

Figure: Micro-operation and control signals.

Module 5c

Central Processing Unit (CPU)



5.1 Processor Organization

5.2 Register Organization

5.3 Instruction Cycles

5.4 Instruction Pipelining

5.5 Control Unit Operation

**5.6 Microprogrammed
Control**

5.7 Summary

- ❑ Overview
- ❑ Micro-Operations (2)
- ❑ Microprogrammed Control Unit
- ❑ Address Generation
- ❑ Microinstruction Format
- ❑ Advantages & Disadvantages of Microprogramming

Overview

- The term **microprogram** is an approach to Control Unit (CU) design that was organized systematically and avoided the complexities of a **hardwired** implementation.
 - In recent years, **microprogramming** has become less used but remains a tool available to computer designers.
 - **Example:** Pentium 4 → most of instructions are executed without the use of microprogramming, but some of the instructions are executed using microprogramming.
- A wide variety of techniques have been used for **CU**. Most of these fall into one of two categories:

(a) Hardwired implementation

(b) Microprogrammed implementation

(a) Hardwired Implementation

- Sequential circuits.
- The control logic is implemented with gates, flip-flops, decoders, and other digital circuits.




Figure: Example of sequential circuit.



Fast operation, small
(requires less components).



Needs wiring change (if the
design has to be modified)

(b) Microprogrammed Implementation

- The control information is stored in a **control memory**.
- the control memory is programmed to initiate the required sequence of **micro-operations** (μOP).



Systematic, and any required change can be done by updating the micro-program in **control memory**.



Slow operation, requires more components.

Micro-Operations

- To implement a **Control Unit (CU)** as an interconnection of basic logic elements is **no easy task**.
- The design must include logic for sequencing through micro-operations, for executing micro-operations, for interpreting opcodes, and for making decisions based on ALU flags.

- It is **difficult to design and test** such a piece of hardware.
- The **design** is relatively **inflexible**. For example, it is difficult to change the design if one wishes to add a new machine instruction.

*Disadvantages
of hardware
implementation.*

Solution:

- An alternative to a hardwired control unit is a **microprogrammed control unit**, in which the logic of the CU is specified by a **microprogram** (*firmware*).
- A microprogram consists of a sequence of instructions (*micro-operations*) in a **microprogramming language**.
- A **microprogrammed control unit** is a relatively simple logic circuit that is capable of :
 - (1) sequencing through *micro-operations* and
 - (2) generating control signals to execute each *micro-operation*.


*How can we use the concept of **microprogramming** to implement a **Control Unit (CU)**?*



- Consider that for each **micro-operation**, the **CU** is allowed to generate a set of **control signals**.
 - Thus, for any **micro-operation**, each **control line** emanating from the **CU** is either *on* (1) or *off* (0).
 - So we could construct a **control word** (*microinstruction*) in which each bit represents one **control line**.
- Then each **micro-operation** would be represented by a different pattern of 1s and 0s in the **microinstruction**.

Example 20:

For *fetch instruction*, there are many *micro-operations*.




*Control Unit sends on (1) or off (0) signal to the *micro-operation**

*1010, 0011, 1100, 1110 will initiate the different *micro-operation* to do the *fetch instruction*.*


(Micro-operations)

Motherboard



 *Control Memory*

Control Memory



Example routines:

*Fetch cycle, execute cycle, interrupt cycle,
ADD, MOV, SUB, MUL, DIV.*

Microprogrammed Control Unit

(Simple description)

- The set of *micro-operations* is stored in the **control memory**.
- The **control address register** contains the address of the next *micro-operation* to be read.
- When a *micro-operation* is read from the control memory, it is transferred to a **control buffer register**.





Figure: Control Unit Microarchitecture


Control Unit Microarchitecture

5



A sequencing unit loads the control address register and issues a read command.

The control address register contains the address of the next microinstruction to be read.



The set of microinstructions is stored in the *control memory*.

When a microinstruction is read from the control memory, it is transferred to a *control buffer register*.

- Figure shows the **programs** (*routines*) could be arranged in a control memory.

*The **micro-operations** in each **routine** are to be executed sequentially.*

*Each **routine** ends with a branch or jump instruction indicating where to go next.*





Figure: Organization of control memory

(Detail description)

- Comparing this figure with the previous figure (*simple description*), we see that the **control unit** still has the same **inputs** (IR, ALU flags, clock) and **outputs** (control signals).



(1) To execute an instruction, the sequencing logic unit issues a READ command to the control memory.

(2) The word whose address is specified in the control address register is read into the control buffer register.

(3) The content of the control buffer register generates control signals and next-address information for the sequencing logic unit.

(4) The sequencing logic unit loads a new address into the control address register based on the next-address information from the control buffer register and the ALU flags.





Figure: Functioning of Microprogrammed Control Unit

The last step just listed needs elaboration !



(4) The sequencing logic unit loads a new address into the control address register based on the **next-address** information from the control buffer register and the **ALU flags**.

The last step just listed needs elaboration !



(Next address decision)

- Depending on the value of the **ALU flags** and the **control buffer register**, one of three decisions is made:

(1) **Get the next instruction:** Add 1 to the **control address register**

(2) **Jump to a new routine based on a jump *micro-operation*:**
Load the address field of the **control buffer register** into the **control address register**.

(3) **Jump to a machine instruction routine:** Load the **control address register** based on the opcode in the IR.

1. Get the next instruction: **Add 1** to the control address register


2. **Jump** to a new routine based on a jump microinstruction:

Load the address field of the control buffer register into the control address register

3. **Jump** to a machine instruction routine:

Load the control address register based on the opcode in the IR.

**Control
Memory**



Address Generation

- Another viewpoint is to consider the various ways in which the next address can be derived or computed.

Table: Microinstruction Address Generation Techniques

| Explicit | Implicit |
|----------------------|------------------|
| Two-field | Mapping |
| Unconditional branch | Addition |
| Conditional branch | Residual control |

The address is explicitly available in the microinstruction.

Require additional logic to generate the address.

- *Microinstructions are stored in **control memory** in groups, which each group specifying a *routine*.
- *Each computer instruction has its own microprogram routine to generate *micro-operations* that execute the instruction.

*Mapping

The transformation from the **instruction code** bits (*opcode*) to an **address** in control memory where the **routine** (*micro-operation*) is located.

Mapping is one of several implicit techniques that commonly used !






Figure: Transformation of opcode to microinstruction

Mapping of Instruction

- A special type of branch exist when a **microinstruction** specifies a branch to the first word in **control memory** where a microprogram **routine** for an instruction is located.
- Two methods:

Direct Mapping

Using ROM to specify mapping function

For each opcode, there exists a microprogram routine in control memory that execute the instruction. One simple mapping process that converts the 4-bit opcode to a 7-bit address for control memory

(a) Direct Mapping

- The **status bits** for this type of branch are the bits in the operation code part of the instruction.





Figure: Mapping from instruction code to microinstruction address

The mapping consists of placing a 0 in MSB of the address, transferring the four opcode bits and placing the two LSB of the control address register

Example 21:


Mapping from instruction code to microinstruction address.



The mapping consists of placing a 0 in MSB of the address, transferring the four opcode bits and placing the two LSB of the control address register

Example 22:

Mapping from instruction code to microinstruction address.







Figure: Direct mapping from instruction code to microinstruction address


(b) Using ROM to Specify Mapping Function

- One can extend the concept of direct mapping with more general rules by using a ROM to specify the mapping function.
- The bits of the instruction specify the address of a mapping ROM.
- The contents of the mapping ROM gives the bits for the **control address register**.




*The **microprogram** routine can be anywhere in the **control memory** → provides flexibility for adding instructions for **control memory** as need arise.*

Microinstruction Format




Each microinstruction specifies many different micro-operations to be performed in parallel.

Each microinstruction specifies single (or few) micro-operations to be performed.




(a) Horizontal microinstruction



(b) Vertical microinstruction


Figure: Typical Microinstruction formats

Figure: Computer hardware configuration



$I \rightarrow$ Indirect Addressing

11 bits address field



(a) Instruction format

4 bits opcode can have 16 possible instructions


| Symbol | OP-code | Description |
|----------|---------|--|
| ADD | 0000 | $AC \leftarrow AC + M[EA]$ |
| BRANCH | 0001 | if $(AC < 0)$ then $(PC \leftarrow EA)$ |
| STORE | 0010 | $M[EA] \leftarrow AC$ |
| EXCHANGE | 0011 | $AC \leftarrow M[EA], M[EA] \leftarrow AC$ |

EA (Effective Address)

Figure: Sample of four computer instructions

*Vertical
microinstruction
format*

Microinstruction Format



F1, F2, F3: Microoperation fields

CD: Condition for branching

BR: Branch field

AD: Address field

| F1 | Micro-operation | Symbol |
|-----|--------------------------|--------|
| 000 | None | NOP |
| 001 | $AC \leftarrow AC + DR$ | ADD |
| 010 | $AC \leftarrow 0$ | CLRAC |
| 011 | $AC \leftarrow AC + 1$ | INCAC |
| 100 | $AC \leftarrow DR$ | DRTAC |
| 101 | $AR \leftarrow DR(0-10)$ | DRTAR |
| 110 | $AR \leftarrow PC$ | PCTAR |
| 111 | $M[AR] \leftarrow DR$ | WRITE |

| F2 | Micro-operation | Symbol |
|-----|------------------------------|--------|
| 000 | None | NOP |
| 001 | $AC \leftarrow AC - DR$ | SUB |
| 010 | $AC \leftarrow AC \vee DR$ | OR |
| 011 | $AC \leftarrow AC \wedge DR$ | AND |
| 100 | $DR \leftarrow M[AR]$ | READ |
| 101 | $DR \leftarrow AC$ | ACTDR |
| 110 | $DR \leftarrow DR + 1$ | INCDR |
| 111 | $DR(0-10) \leftarrow PC$ | PCTDR |

**Microinstruction
field description:**
F1, F2, F3

| F3 | Micro-operation | Symbol |
|-----|--------------------------------|--------|
| 000 | None | NOP |
| 001 | $AC \leftarrow AC \oplus DR$ | XOR |
| 010 | $AC \leftarrow AC'$ | COM |
| 011 | $AC \leftarrow \text{shl } AC$ | SHL |
| 100 | $AC \leftarrow \text{shr } AC$ | SHR |
| 101 | $PC \leftarrow PC + 1$ | INCPC |
| 110 | $PC \leftarrow AR$ | ARTPC |
| 111 | Reserved | |

*The condition
for branching*

Microinstruction field description: CD, BR

| CD | Condition | Symbol | Comments |
|----|------------|--------|----------------------|
| 00 | Always = 1 | U | Unconditional branch |
| 01 | DR(15) | I | Indirect address bit |
| 10 | AC(15) | S | Sign bit of AC |
| 11 | AC = 0 | Z | Zero value in AC |

*The type
of branch
to be used*


| BR | Symbol | Function |
|----|--------|---|
| 00 | JMP | $CAR \leftarrow AD$ if condition = 1 $CAR \leftarrow CAR + 1$ if condition = 0 |
| 01 | CALL | $CAR \leftarrow AD, SBR \leftarrow CAR + 1$ if condition = 1 $CAR \leftarrow CAR + 1$ if condition = 0 |
| 10 | RET | $CAR \leftarrow SBR$ (Return from subroutine) |
| 11 | MAP | $CAR(2-5) \leftarrow DR(11-14), CAR(0,1,6) \leftarrow 0$ |

Example 23:

| F2 | Microoperation | Symbol |
|-----|------------------------------|--------|
| 000 | None | NOP |
| 001 | $AC \leftarrow AC - DR$ | SUB |
| 010 | $AC \leftarrow AC \vee DR$ | OR |
| 011 | $AC \leftarrow AC \wedge DR$ | AND |
| 100 | $DR \leftarrow M[AR]$ | READ |
| 101 | $DR \leftarrow AC$ | ACTDR |
| 110 | $DR \leftarrow DR + 1$ | INCDR |
| 111 | $DR(0-10) \leftarrow PC$ | PCTDR |

| F3 | Microoperation | Symbol |
|-----|------------------------------|--------|
| 000 | None | NOP |
| 001 | $AC \leftarrow AC \oplus DR$ | XOR |
| 010 | $AC \leftarrow AC'$ | COM |
| 011 | $AC \leftarrow shl\ AC$ | SHL |
| 100 | $AC \leftarrow shr\ AC$ | SHR |
| 101 | $PC \leftarrow PC + 1$ | INCP |
| 110 | $PC \leftarrow AR$ | ARTPC |
| 111 | Reserved | |

A microinstruction with 2 simultaneous micro-operations.



Since no F1 micro-operation, {F1 = 000}

Thus the **vertical** microinstruction fields:

| F1 | F2 | F3 | CD | BR | AD |
|-----|-----|-----|----|----|----|
| 000 | 100 | 101 | CD | BR | AD |

Let's recall;

The two micro-operations
are from t2 of fetch cycle

MBR (Memory Buffer Register) / MAR (Memory Address Register)

PC (Program Counter)

IR (Instruction Register)

| | Micro-operations | Active Control Signals |
|------------|---|----------------------------------|
| Fetch: | t ₁ : MAR \leftarrow (PC) | C ₂ |
| | t ₂ : MBR \leftarrow Memory PC \leftarrow (PC) + 1 | C ₅ , C _R |
| | t ₃ : IR \leftarrow (MBR) | C ₄ |
| Indirect: | t ₁ : MAR \leftarrow (IR(Address)) | C ₈ |
| | t ₂ : MBR \leftarrow Memory | C ₅ , C _R |
| | t ₃ : IR(Address) \leftarrow (MBR(Address)) | C ₄ |
| Interrupt: | t ₁ : MBR \leftarrow (PC) | C ₁ |
| | t ₂ : MAR \leftarrow Save-address PC \leftarrow Routine-address | |
| | t ₃ : Memory \leftarrow (MBR) | C ₁₂ , C _W |

C_R = Read control signal to system bus.

C_W = Write control signal to system bus.

Figure: Micro-operation and control signals.

*No more than 3 **micro-operations** can be chosen for a single **microinstruction**.*

F1:

F2:

F3:

$DR \leftarrow M[AR]$

$PC \leftarrow PC + 1$

| F1 | Microoperation | Symbol |
|-----|--------------------------|--------|
| 000 | None | NOP |
| 001 | $AC \leftarrow AC + DR$ | ADD |
| 010 | $AC \leftarrow 0$ | CLRAC |
| 011 | $AC \leftarrow AC + 1$ | INCAC |
| 100 | $AC \leftarrow DR$ | DRTAC |
| 101 | $AR \leftarrow DR(0-10)$ | DRTAR |
| 110 | $AR \leftarrow PC$ | PCTAR |
| 111 | $M[AR] \leftarrow DR$ | WRITE |

| F2 | Microoperation | Symbol |
|-----|------------------------------|--------|
| 000 | None | NOP |
| 001 | $AC \leftarrow AC - DR$ | SUB |
| 010 | $AC \leftarrow AC \vee DR$ | OR |
| 011 | $AC \leftarrow AC \wedge DR$ | AND |
| 100 | $DR \leftarrow M[AR]$ | READ |
| 101 | $DR \leftarrow AC$ | ACTDR |
| 110 | $DR \leftarrow DR + 1$ | INCDR |
| 111 | $DR(0-10) \leftarrow PC$ | PCTDR |

| F3 | Microoperation | Symbol |
|-----|--------------------------------|--------|
| 000 | None | NOP |
| 001 | $AC \leftarrow AC \oplus DR$ | XOR |
| 010 | $AC \leftarrow AC'$ | COM |
| 011 | $AC \leftarrow \text{shl } AC$ | SHL |
| 100 | $AC \leftarrow \text{shr } AC$ | SHR |
| 101 | $PC \leftarrow PC + 1$ | INCPC |
| 110 | $PC \leftarrow AR$ | ARTPC |
| 111 | Reserved | |

Partial Symbolic Microprogram

5

| Label | Microops | CD | BR | AD |
|-----------|--------------|----|------|--------|
| ADD: | ORG 0 | | | |
| | NOP | I | CALL | INDRCT |
| | READ | U | JMP | NEXT |
| | ADD | U | JMP | FETCH |
| BRANCH: | ORG 4 | | | |
| | NOP | S | JMP | OVER |
| OVER: | NOP | U | JMP | FETCH |
| | NOP | I | CALL | INDRCT |
| | ARTPC | U | JMP | FETCH |
| STORE: | ORG 8 | | | |
| | NOP | I | CALL | INDRCT |
| | ACTDR | U | JMP | NEXT |
| | WRITE | U | JMP | FETCH |
| EXCHANGE: | ORG 12 | | | |
| | NOP | I | CALL | INDRCT |
| | READ | U | JMP | NEXT |
| | ACTDR, DRTAC | U | JMP | NEXT |
| | WRITE | U | JMP | FETCH |
| FETCH: | ORG 64 | | | |
| | PCTAR | U | JMP | NEXT |
| | READ, INCPC | U | JMP | NEXT |
| INDRCT: | DRTAR | U | MAP | |
| | READ | U | JMP | NEXT |
| | DRTAR | U | RET | |





| Micro Routine | Address | | Binary Microinstruction | | | | | |
|-----------------|---------|---------|-------------------------|-----|-----|----|----|---------|
| | Decimal | Binary | F1 | F2 | F3 | CD | BR | AD |
| ADD | 0 | 0000000 | 000 | 000 | 000 | 01 | 01 | 1000011 |
| | 1 | 0000001 | 000 | 100 | 000 | 00 | 00 | 0000010 |
| | 2 | 0000010 | 001 | 000 | 000 | 00 | 00 | 1000000 |
| BRANCH | 3 | 0000011 | 000 | 000 | 000 | 00 | 00 | 1000000 |
| | 4 | 0000100 | 000 | 000 | 000 | 10 | 00 | 0000110 |
| | 5 | 0000101 | 000 | 000 | 000 | 00 | 00 | 1000000 |
| | 6 | 0000110 | 000 | 000 | 000 | 01 | 01 | 1000011 |
| STORE | 7 | 0000111 | 000 | 000 | 110 | 00 | 00 | 1000000 |
| | 8 | 0001000 | 000 | 000 | 000 | 01 | 01 | 1000011 |
| | 9 | 0001001 | 000 | 101 | 000 | 00 | 00 | 0001010 |
| | 10 | 0001010 | 111 | 000 | 000 | 00 | 00 | 1000000 |
| EXCHANGE | 11 | 0001011 | 000 | 000 | 000 | 00 | 00 | 1000000 |
| | 12 | 0001100 | 000 | 000 | 000 | 01 | 01 | 1000011 |
| | 13 | 0001101 | 001 | 000 | 000 | 00 | 00 | 0001110 |
| | 14 | 0001110 | 100 | 101 | 000 | 00 | 00 | 0001111 |
| | 15 | 0001111 | 111 | 000 | 000 | 00 | 00 | 1000000 |
| FETCH INDRCT | 64 | 1000000 | 110 | 000 | 000 | 00 | 00 | 1000001 |
| | 65 | 1000001 | 000 | 100 | 101 | 00 | 00 | 1000010 |
| | 66 | 1000010 | 101 | 000 | 000 | 00 | 11 | 0000000 |
| | 67 | 1000011 | 000 | 100 | 000 | 00 | 00 | 1000100 |
| | 68 | 1000100 | 101 | 000 | 000 | 00 | 10 | 0000000 |

This microprogram can be implemented using ROM



| Micro Routine | Address | | Binary Microinstruction | | | | | |
|--|---------|---------|-------------------------|-----|-----|----|----|---------|
| | Decimal | Binary | F1 | F2 | F3 | CD | BR | AD |
| ADD | 0 | 0000000 | 000 | 000 | 000 | 01 | 01 | 1000011 |
| | 1 | 0000001 | 000 | 100 | 000 | 00 | 00 | 0000010 |
| | 2 | 0000010 | 001 | 000 | 000 | 00 | 00 | 1000000 |
| BRANCH | 3 | 0000011 | 000 | 000 | 000 | 00 | 00 | 1000000 |
| | 4 | 0000100 | 000 | 000 | 000 | 10 | 00 | 0000110 |
| | 5 | 0000101 | 000 | 000 | 000 | 00 | 00 | 1000000 |
| | 6 | 0000110 | 000 | 000 | 000 | 01 | 01 | 1000011 |
| STORE | 7 | 0000111 | 000 | 000 | 110 | 00 | 00 | 1000000 |
| | 8 | 0001000 | 000 | 000 | 000 | 01 | 01 | 1000011 |
| | 9 | 0001001 | 000 | 101 | 000 | 00 | 00 | 0001010 |
| | 10 | 0001010 | 111 | 000 | 000 | 00 | 00 | 1000000 |
| EXCHANGE | 11 | 0001011 | 000 | 000 | 000 | 00 | 00 | 1000000 |
| | 12 | 0001100 | 000 | 000 | 000 | 01 | 01 | 1000011 |
| | 13 | 0001101 | 001 | 000 | 000 | 00 | 00 | 0001110 |
| | 14 | 0001110 | 100 | 101 | 000 | 00 | 00 | 0001111 |
| t ₁ : MAR ← (PC) t ₂ : MBR ← Memory PC ← (PC) + 1 t ₃ : IR ← (MBR) | 15 | 0001111 | 111 | 000 | 000 | 00 | 00 | 1000000 |
| | 64 | 1000000 | 110 | 000 | 000 | 00 | 00 | 1000001 |
| | 65 | 1000001 | 000 | 100 | 101 | 00 | 00 | 1000010 |
| | 66 | 1000010 | 101 | 000 | 000 | 00 | 11 | 0000000 |
| INDRCT | 67 | 1000011 | 000 | 100 | 000 | 00 | 00 | 1000100 |
| | 68 | 1000100 | 101 | 000 | 000 | 00 | 10 | 0000000 |

This microprogram can be implemented using ROM

Example 24: Calculation example.

A system uses a control memory of 1024 words of 32 bits each. The microinstruction has 3 fields and a 16-bit micro-operations.

- a) How many bits are there in the branch address field and the selection field?
- b) If there are 16 status in the system, how many bits of the branch logic are used to select a status bit?
- c) How many bits are left to select an input for the multiplexers?

Solution :

The keywords:

A system uses a control memory of **1024 words** of **32 bits each**.
The microinstruction has **3 fields** and a **16-bit micro-operations**




Figure: The microinstruction diagram

- The Control memory has 1024 words (2^{10}). Thus, the required **address field** for each word is **10 bits**.
- The **selection field** consists of **status bits and branch bits**.
- The **selection field** will be: $32 - (16 + 10) = 6$ bits

*The **micro-operations**
total bits*

*The bit for
address field*

a) How many bits are there in the branch address field and the selection field?

- The address field will be: **10 bit** ($2^{10} = 1024$ words)
- The selection field will be: $32 - (16+10) = \mathbf{6 \text{ bits}}$

b) If there are 16 status in the system, how many bits of the branch logic are used to select a status bit?

- 16 status means **4 bits** are required for it (2^4)

c) How many bits are left to select an input for the multiplexers?

- Input for the multiplexer = selection field bits – status bits
 $= 6 - 4 = \mathbf{2 \text{ bits}}$

Advantages & Disadvantages of Microprogramming



- ❑ It simplifies the design of the control unit.
- ❑ Thus, it is both cheaper and less error prone to implement.
- ❑ The decoders and sequencing logic unit are very simple pieces of logic.



- ❑ It will be somewhat **slower** than a hardwired unit of comparable technology

*Despite this, **microprogramming** is the dominant technique for implementing CU in pure CISC architectures, due to its ease of implementation.*

Summary 3

- Explained the concept of *micro-operations* and define the principal instruction cycle phases in terms of micro-operations.
- Discussed how micro-operations are organized to control a processor.
- Understand hardwired control unit organization.

Review Questions

5

- 5.1. Explain the steps in the fetch-decode-execute cycle. Your explanation should include what is happening in the various register.
- 5.2. Write an assembly language program to evaluate the expression. $A \times B + C \times D$
- 5.3. Write the following code segment in an assembly language:

(a) `X := 1;`
 `while X < 10 do`
 `X := X + 1;`
 `endwhile;`

(b) `Sum := 0;`
 `for X := 1 to 10 do`
 `Sum := Sum + X;`

- 5.4. What is the different between a microprocessor and microprogram? Is it possible to design a microprocessor without a microprogram? Are all microprogrammed computers also microprocessor?
- 5.5. Explain the different between hardwired and microprogrammed control. Is it possible to have a hardwired control associated with a control memory?
- 5.6. Define the following:
- | | |
|-----------------------|-------------------|
| (a) Microoperation. | (c) Microprogram. |
| (b) Microinstruction. | (d) Microcode. |

5.6. Given the mapping bit from instruction code to microinstruction address as 0 xxxx 00. Give the microinstruction address for the following operation code.

- (a) 0010 (b) 1011 (c) 1111

5.7. Using the table of symbol and binary code for microinstruction fields, give the 9-bit microoperation field for the following microoperations:

- (a) $AC \leftarrow AC + 1, \quad DR \leftarrow DR + 1$
(b) $PC \leftarrow PC + 1, \quad DR \leftarrow M[AR]$
(c) $DR \leftarrow AC, \quad AC \leftarrow DR$

5.8. Using the table of symbol and binary code for microinstruction fields, convert the following symbolic microoperations to register transfer statement and to binary:

(a) *READ, INCPC*

(b) *ACTDR, DRTAC*

(c) *ARTPC, DRTAC, WRITE*