

SECR2033

Computer Organization and Architecture

Module 5

Central Processing Unit (CPU)

Objectives:

- ❑ To learn the components common to every CPU.
- ❑ Be able to explain how each component in CPU contributes to instruction cycle.
- ❑ To understand the concept of pipelining in CPU execution.
- ❑ Be able to understand micro-operations basis for the design and implementation of the control unit.

Module 5

Central Processing Unit (CPU)

5.1 Processor Organization

5.2 Register Organization

5.3 Instruction Cycles

5.4 Instruction Pipelining

5.5 Control Unit Operation

5.6 Microprogrammed Control

5.7 Summary

Module 5a

Central Processing Unit (CPU)

5.1 Processor Organization

Overview

5.2 Register Organization

5.3 Instruction Cycles

5.4 Instruction Pipelining

5.5 Control Unit Operation

5.6 Microprogrammed Control

5.7 Summary

- To understand the organization of the processor, let us consider the requirements placed on the processor, the things that it must do:
 - *Fetch instruction*: reads an instruction from memory (register, cache, main memory).
 - *Interpret instruction*: The instruction is decoded to determine what action is required.
 - *Fetch data*: The execution of an instruction may require reading data from memory or an I/O module.

- *Process data*: The execution of an instruction may require **performing** some arithmetic or logical operation on data.
- *Write data*: The results of an execution may require **writing data** to memory or an I/O module.
- To do these things, the processor needs a small **internal memory** to store some data and instruction temporarily while an instruction is being executed.

Minimal internal memory, consisting of a set of storage locations, called **registers**.

ALU does the actual computation or processing of data

Control unit controls the movement of data and instructions into / out of the processor and controls the operation of the ALU




Figure: The CPU with the System Bus.

- The computer's CPU fetches, decodes, and executes program instructions.
- The two principal parts of the CPU:

- data path
- control unit




Figure: The CPU with the System Bus.

1) The **data path**

consists of an *ALU* and storage units (*registers*) that are interconnected by a *data bus* that is also connected to *main memory*.

2) The **control unit**

provides signals to tell the **data path**, *memory*, and *I/O* devices what to do according the instructions of the program.





Figure: Internal Structure of the CPU.

Internal CPU Bus


- The *registers* are interconnected, and connected with *main memory* through a common **data bus**.
- Each device on the bus is identified by a unique number that is set on the control lines whenever that device is required to carry out an operation.
- Separate connections are also provided between:
 - the accumulator & the memory buffer register, and
 - the ALU & the accumulator & memory buffer register.



*This permits data transfer between these devices **without** use of the main data bus.*

External Bus

- A bus is a set of wires that simultaneously convey a single bit along each line.






Figure: The Components of a Typical Bus

1) Data lines

- **convey bits** from one device to another.
- The number of lines (32, 64, 128) gives the width of the data bus.
- **Example:** width = 32 bit, instruction length = 64 bits → this means the processor must access the memory modules twice during each instruction cycle.

2) Control lines

- determine the **direction of data flow**, and when each device can access the bus.
- Uses control signals, timing signals, command signals → memory write, memory read, bus request and bus grant.

3) Address lines

- determine the **location of the source** or destination of the data.
- **Example:** want to read data in memory, put address on this bus, go to memory, get the content (*i.e.* the data) and put it on to data bus.

Module 5a

Central Processing Unit (CPU)

15

5.1 Processor Organization

5.2 Register Organization

5.3 Instruction Cycles

5.4 Instruction Pipelining


5.5 Control Unit Operation

5.6 Microprogrammed Control

5.7 Summary

- ❑ Overview
- ❑ User-Visible Registers
- ❑ Control & Status Registers

- Registers form the highest level of the **memory hierarchy**.
 - Small set of high speed storage locations.
 - Temporary storage for data and control information.
- Registers hold **data** that can be readily accessed by the CPU.
- They can be implemented using D flip-flops.
 - A 32-bit register requires 32 D flip-flops.



(a) User-Visible Registers

- This register will be referenced by means of the machine language that the processor executes.
- Categories:
 - General purpose
 - Data
 - Address
 - Condition codes

General purpose registers:

- Can be assigned to a variety of functions.
- Defined to the operations within the instructions.
- Can be used for addressing functions.
- **Examples:** accumulator, base, count, data.

Data registers:

- Hold data and cannot be used in the calculation of an operand address.
- **Example:** accumulator.

Address registers:

- Hold address information.
- Examples: general purpose address registers, segment pointers, stack pointers, index registers.

Condition codes or Flags:

- Bits set by the processor hardware as a result of operations.
- Can be accessed by a program but not changed directly.
- Examples: *Sign Flag* (SF), *Zero Flag* (ZF), *Overflow Flag* (OF).
- Bit values are used as the basis for conditional jump instructions.

Data registers

D0	
D1	
D2	
D3	
D4	
D5	
D6	
D7	

Address registers

A0	
A1	
A2	
A3	
A4	
A5	
A6	
A7	

Program status

Program counter
Status register

(a) MC68000

General registers

AX	Accumulator
BX	Base
CX	Count
DX	Data

Pointers and index

SP	Stack ptr
BP	Base ptr
SI	Source index
DI	Dest index

Segment

CS	Code
DS	Data
SS	Stack
ES	Extract

Program status

Flags
Instr ptr

(b) 8086

General registers

EAX	AX
EBX	BX
ECX	CX
EDX	DX

ESP	SP
EBP	BP
ESI	SI
EDI	DI

Program status

FLAGS register
Instruction pointer

(c) 80386—Pentium 4

Figure: Example Microprocessor Register Organizations.

EAX automatically used by MUL and DIV instructions

Accumulator
Base
Count
Data

General registers

EAX	AX
EBX	BX
ECX	CX
EDX	DX

ECX automatically used by processor as a LOOP counter.

Stack Pointer
Base Pointer
Source Index
Dest. Index

ESP	SP
EBP	BP
ESI	SI
EDI	DI

Avoid usage for generic calculation !

- Address registers should be wide enough to hold the longest address!
- Data registers should be wide enough to hold most data types.
- Would not want to use 64-bit registers if the vast majority of data operations used 16 and 32-bit operands.
- Related to width of memory **data bus**.

- **Solution:** Concatenate registers together to store longer formats (DX:AX)

Example:

mul ax

Assuming the following *DumpRegs*. Update the related register once the instruction executed:

EAX=770C0400	EBX=7FFD7098	ECX=00000000	EDX=00401005		
ESI=00000000	EDI=00000000	EBP=0012FF94	ESP=0012FF8C		
EIP=00401025	EFL=00000A82	CF=0	SF=1	ZF=0	OF=1

Solutions:

mul ax

→ ax = 0400h

$$\rightarrow ax * ax = 0400 * 0400 = \underline{\underline{0010}} \underline{\underline{0000h}}$$

DX : AX

EAX=770C0000 EBX=7FFD7098 ECX=00000000 EDX=00400010
ESI=00000000 EDI=00000000 EBP=0012FF94 ESP=0012FF8C
EIP=00401025 EFL=00000A82 CF=0 SF=1 ZF=0 OF=1

<u>Multiplicand</u>	<u>Multiplier</u>	<u>Product</u>
AL	reg/mem8	AX
AX	reg/mem16	DX:AX

Example:

div bx

Assuming the following *DumpRegs*. Update the related register once the instruction executed:

EAX=770C0000	EBX=7FFD0020	ECX=00000000	EDX=00400010		
ESI=00000000	EDI=00000000	EBP=0012FF94	ESP=0012FF8C		
EIP=00401025	EFL=00000A82	CF=0	SF=1	ZF=0	OF=1

Solutions:

div bx

→ dx : ax = 00100000h, bx = 0020h

→ [dx : ax] / bx = 100000 / 0020 = 0000 8000h

DX : AX

EAX=770C8000	EBX=7FFD0020	ECX=00000000	EDX=00400000		
ESI=00000000	EDI=00000000	EBP=0012FF94	ESP=0012FF8C		
EIP=00401025	EFL=00000A82	CF=0	SF=1	ZF=0	OF=1

<u>Dividend</u>	<u>Divisor</u>	<u>Quotient</u>	<u>Remainder</u>
AX	reg/mem8	AL	AH
DX:AX	reg/mem16	AX	DX

(b) Control & Status Registers

- There are a variety of processor registers that are employed to control the operation of the processor.
- Most of these, on most machines, are not visible to the user.
- Some of them may be visible to machine instructions executed in a control or operating system mode.

Different machines
will have different
register organizations
and use different
terminology.

PC = The address of the next instruction to be executed

CPU (Control Processing Unit)
I/O (Input/Output)

5

Table: Four essential registers for instruction execution.


Registers	Function
Program Counter (PC)	The address of an instruction to be fetched.
Instruction Register (IR)	The instruction most recently fetched.
Memory Address Register (MAR)	The <u>address</u> of a location in memory.
Memory Buffer Register (MBR)	A word of <u>data</u> to be written to memory or the word most recently read.

■ The four **registers** just mentioned are used for the movement of data between the **processor** and **memory**.

■ Not all processors have internal registers designated as MAR and MBR → need some equivalent **buffering mechanism** to store the bits transferred / read bits to / from the data bus:

- The ALU may have direct access to the MBR and user-visible registers.
- There may be additional buffering registers at the boundary to the ALU serves as input and output registers for the ALU and exchange data with the MBR and user-visible registers.

Figure: Computer components: The CPU exchanges data with memory.



Instruction Pointer

- The *Extended Instruction Pointer* (EIP) register holds the address of the next instruction to be executed.
- The EIP register corresponds to the *Program Counter* (PC) register in other architectures.
- EIP can be manipulated for certain instructions (e.g. call, jmp, ret) to branch to a new location.

Program Status

- Many processor designs include a register or set of registers, often known as the *Program Status Word* (PSW), that contain status information and condition codes.
- The ALU has a number of **status flags** that reflect the outcome of arithmetic (and bitwise) operations.

Status flags that reflect the outcome of arithmetic (contents of the destination operand)

■ Common field or **flags**:

- *Zero flag* (ZF): set when destination equals zero.
- *Sign flag* (SF): set when destination is negative.
- *Carry flag* (CF): set when unsigned value is out of range.
- *Overflow flag* (OF): set when signed value is out of range.
- *Auxiliary flag* (AF): set when there is carry from lower nibble to higher nibble in the lower byte.
- *Parity flag* (PF): set when there are odd or even number of 1's in the lower byte.

Example 1: Flags

Assuming that the system uses **even parity**.

→ 06h + 54h

$ZF : 0$
$SF : 0$
$CF : 0$
$OF : 0$
$AF : 0$
$PF : 1$

$$\begin{array}{r} 0000 \ 0110 \ (06h) \\ + \ 0101 \ 0100 \ (54h) \\ \hline 0101 \ 1010 \ (5Ah) \end{array}$$

*Number of 1s = 4 → even ;
so PF = 1*

ZF : 0
SF : 0
CF : 1
OF : 0
AF : 1
PF : 1

Example 2: Flags

Assuming that the system uses **odd parity**.

→ 2Fh + DEh

$$\begin{array}{r} 0010\ 1111 \quad (2Fh) \\ + \quad 1101\ 1110 \quad (DEh) \\ \hline 1 \quad 0000\ 1101 \end{array}$$

There is a carry from lower nibble to higher nibble in the lower byte → so AF = 1

There is a carry out → so CF = 1

Number of 1s = 3 → odd ; so PF = 1

Example 3: Flags

Assuming that the system uses **even parity** for:

- a) A word sized number.
- b) A doubleword sized number.

→ 5433h + 7098h

ZF :
SF :
CF :
OF :
AF :
PF :

ZF :
SF :
CF :
OF :
AF :
PF :

Solutions (a):

If the carry into the *sign bit* is different from the carry out of the sign bit, **overflow** (and thus an error) has occurred.

a) A word sized number.

$ZF : 0$
 $SF : 1$
 $CF : 0$
 $OF : 1$
 $AF : 0$
 $PF : 1$

→ $5433h + 7098h$

$$\begin{array}{r} 0101 \ 0100 \ 0011 \ 0011 \\ + \ 0111 \ 0000 \ 1001 \ 1000 \\ \hline 1100 \ 0100 \ 1100 \ 1011 \end{array}$$

○ *Sign flag* (SF): set when destination is negative.

Solution (b):

b) A doubleword sized number.

→ 00005433h + 00007098h

	0000	0000	0000	0000	0101	0100	0011	0011
+	0000	0000	0000	0000	0111	0000	1001	1000

	0000	0000	0000	0000	1100	0100	1100	1011

ZF : 0

SF : 0

CF : 0

OF : 0

AF : 0

PF : 1

The *DumpRegs* if use word sized numbers:

EAX=770C C4CB	EBX=7FFD7098	ECX=00000000	EDX=00401005		
ESI=00000000	EDI=00000000	EBP=0012FF94	ESP=0012FF8C		
EIP=00401025	EFL=00000A82	CF=0	SF= 1	ZF=0	OF= 1

The *DumpRegs* if use dword sized numbers:

EAX= 0000C4CB	EBX=00007098	ECX=00000000	EDX=00401005		
ESI=00000000	EDI=00000000	EBP=0012FF94	ESP=0012FF8C		
EIP=00401022	EFL=00000202	CF=0	SF= 0	ZF=0	OF= 0

Status flags that reflect the outcome of arithmetic (contents of the destination operand)

■ Common field or **flags**:

- *Zero flag* (ZF): set when destination equals zero.
- *Sign flag* (SF): set when destination is negative.
- *Carry flag* (CF): set when unsigned value is out of range.
- *Overflow flag* (OF): set when signed value is out of range.
- *Auxiliary flag* (AF): set when there is carry from lower nibble to higher nibble in the lower byte.
- *Parity flag* (PF): set when there are odd or even number of 1's in the lower byte.

Remember how to
do subtraction in
Module2 ?

$$M - S = M + (-S)$$

*(-S) → 2's
Complement
(negation)*

Example 4 : Flags

Assuming that the system uses **even parity** for:

- a) 3Ch – 28h
- b) 5Ah – 7Fh

a)

0011	1100		
+ 1101	1000		

1	0001	0100	(14h)

2's for 28h

ZF : 0
SF : 0
CF : 1
OF : 0
AF : 1
PF : 1

b)

0101	1010		
+ 1000	0001		

1101	1011	(DBh)	

2's for 7Fh

ZF : 0
SF : 1
CF : 0
OF : 0
AF : 0
PF : 1

Design Issues of the Control & Status Register Organization

1) Operating system support.

- ❑ Certain types of control information are of **specific utility** to the operating system.
- ❑ The register organization **need to some extent** to be tailored to a particular operating system .

2) The allocation of control information between registers and memory.

- ❑ The designer must decide how much **control information** should be in registers and how much in memory.
- ❑ The usual **trade-off** of cost versus speed arises.

Module 5a

Central Processing Unit (CPU)

44

5.1 Processor Organization

5.2 Register Organization

5.3 Instruction Cycles

5.4 Instruction Pipelining

5.5 Control Unit Operation

5.6 Microprogrammed Control

5.7 Summary

- ❑ Overview
- ❑ The Indirect Cycle
- ❑ Data Flow

Overview

- The processing required for a single instruction is called an **instruction cycle**.



*Can you list down all
the instruction cycles ?*

Overview

- The processing required for a single instruction is called an **instruction cycle**.
- The instruction processing consists of **three (3) stages** :

- *Fetch cycle*
 - Fetch the instruction;
 - Decode it;
 - Fetch operands, if required (**indirect**).
 - *Execute cycle*
 - Perform the operation;
 - Store results, if required.
 - *Interrupt cycle*
 - Recognize pending interrupts.




Figure: Instruction cycle with interrupt.

- Program execution halts only if :
 - the machine is turned off,
 - some sort of unrecoverable error occurs, or
 - a program instruction that halts the computer is encountered.

The Indirect Cycle

- We can think that the fetching of **indirect addresses** → another instruction stages.
- The main line of activity consists of alternating **instruction fetch** and **instruction execution** activities.
- Following execution, an **interrupt** may be processed before the next instruction fetch.





Figure: The instruction cycle.

Figure: Instruction cycle state diagram.



- Another way to view the process is shown in figure with more correctly the nature of the **instruction cycle**.

Data Flow

- The exact sequence of events during an **instruction cycle** depends on the design of the processor.

Let us assume that a processor employs:

*Memory Address Register (MAR)
Memory Buffer Register (MBR)
Program Counter (PC)
Instruction Register (IR).*

- Each of the smaller cycles consists of a series of steps that involves the processor registers → **micro-operations**.

- Conventional format using **Register Transfer Language (RTL)**

- **Example:** $IP \leftarrow IP + 1$
 $PC \leftarrow PC + 1$

**Detail in sub-topic:
5.5 and 5.6**

(a) Fetch Cycle

- An instruction is read from memory.




Figure: Data flow, fetch cycle.

- The *fetch cycle* can be written symbolically using RTL as:

$t_1:$ MAR \leftarrow IP/PC
 $t_2:$ MBR \leftarrow [MAR];
IP/PC \leftarrow IP/PC + 1
 $t_3:$ IR \leftarrow MBR

t_1, t_2, t_3 are the timing sequence

- The **PC** contains the address.
- Content of **IP/PC** is loaded to **MAR**.
- Then transferred to memory on the **address bus**.
- Next, CU will activate the read signal of the memory.

MAR (Memory Address Register)
MBR (Memory Buffer Register)
PC (Program Counter)
IR (Instruction Register)

- t_1 : **MAR** \leftarrow **IP/PC**
- t_2 : **MBR** \leftarrow **[MAR]**;
IP/PC \leftarrow **IP/PC** + 1
- t_3 : **IR** \leftarrow **MBR**

- Instruction is accessed from the memory and transfer to CPU on the **data bus**.
- This instruction address will be loaded into **MBR**.
- At the same time, **IP/PC** will be incremented (point to the next instruction).

- Instruction in **MBR** is loaded into **IR**.
- The opcode of the instruction will be decoded and translated so as to determine the ***micro-operations*** for the particular instruction.

(a) Fetch Cycle: *Indirect Cycle*

- Once the *fetch cycle* is over, the **control unit** examines the contents of the **IR** to determine if it contains an operand specifier using **indirect addressing**.




Figure: Data flow, indirect cycle.

- The *fetch cycle*
(Indirect addressing)
can be written
symbolically using
RTL as:


t_1 : $\text{MAR} \leftarrow \text{IR}[\text{Operand/Address}]$

t_2 : $\text{MBR} \leftarrow \text{Mem}[\text{MAR}]$;

t_3 : $\text{IR}[\text{operand}] \leftarrow \text{MBR}$

t_1, t_2, t_3 are the
timing sequence

- The IR contains the indirect address that loaded to MAR.
- Then transferred to memory on the address bus.
- Next, CU will activate the read signal of the memory.



- Data (operand) is accessed from the memory and transfer to CPU on the data bus.
- This data will be loaded into MBR.

- Data in MBR is loaded into IR.
- The opcode of the instruction will be decoded and translated so as to determine the micro-operations for the particular instruction.

Example 5: Indirect cycle

ADD AX, [2400]

Involve with fetching data from memory before initiating the *execution cycle*.




Figure: Data flow, indirect cycle.


(1) The **control unit** request a memory read,

(2) and the result is placed onto the **data bus**

Example : Indirect cycle

(5) then placed on the **address bus**

(4) The address is moved into **MAR**,



Figure

(3) Then copied into **MBR**

*MAR (Memory Address Register)
MBR (Memory Buffer Register)*

(b) Execute Cycle


- The opcode of the instruction in **IR** will be decoded and related control signals will be generated.

Type of Opcode	Operation
Processor-memory	Data transfer between CPU and main memory.
Processor I/O	Data transfer between CPU and I/O module.
Data processing	Some arithmetic or logical operation on data.
Control	Alteration of sequence of operations. e.g. jump Combination of above

Example 6:


Example of program execution (contents of memory and registers in hexadecimal)

$$[940] + [941] \rightarrow [941]$$



$$[940] + [941] \rightarrow [941]$$

PC (Program Counter)
IR (Instruction Register)
AC (Accumulator)




Step 1:

- PC = 300 (address of 1st instruction).
- The value 1940 (in hex) is loaded into the IR.
- PC is incremented.

Step 2:

- The first 4 bits (1h) in the IR indicate that the AC is to be loaded.
- The remaining 12 bits specify the address (940) from which data is to be loaded. → go to 940 and get data (0003) to load into AC.



$$[940] + [941] \\ \rightarrow [941]$$

PC (Program Counter)
IR (Instruction Register)
AC (Accumulator)

Memory	300	1	9	4
	301	5	9	4
	302	2	9	4
	⋮			
	940	0	0	0
	941	0	0	0

Step 1

Step 3:

- The next instruction (5941) is fetched from location 301.
- the PC is incremented.

CPU registers	0	1	PC
	0	0	3
	9	4	0

Step 2

Memory	300	1	9	4	0
	301	5	9	4	1
	302	2	9	4	1
	⋮				
	940	0	0	0	3
	941	0	0	0	2

Step 3

CPU registers	3	0	1	PC
	0	0	0	3
	5	9	4	1

AC

Memory	300	1	9	4	0
	301	5	9	4	1
	302	2	9	4	1
	⋮				
	940	0	0	0	3
	941	0	0	0	2

Step 4

CPU registers	3	0	2	PC
	0	0	0	5
	5	9	4	1

AC

IR

3 + 2 = 5

Step 4:


- The old contents of the AC (0003) and the contents of location 941 (0002) are added.
- and the result (0005) is stored in the AC.

Step 5

Step 6



$$[940] + [941] \rightarrow [941]$$

PC (Program Counter)
IR (Instruction Register)
AC (Accumulator)



Step 5:

- The next instruction (2941) is fetched from location 302.
- the PC is incremented.




$$[940] + [941] \\ \rightarrow [941]$$

Summary

1. The PC contains 300, the address of the first instruction. This instruction (the value 1940 in hexadecimal) is loaded into the instruction register IP and the PC is incremented.
2. The first 4 bits in the IR indicate that the AC is to be loaded. The remaining 12 bits specify the address (940) from which data are to be loaded.
3. The next instruction (5941) is fetched from location 301 and the PC is incremented.
4. The old contents of the AC and the contents of location 941 are added and the result is stored in the AC.
5. The next instruction (2941) is fetched from location 302 and the PC is incremented.
6. The contents of the AC are stored in location 941.


Example 7a: Fetch cycle

MOV AX, NUM



Example 7b: Indirect cycle

MOV AX, NUM



MOV AX, NUM

100	MOV AX, [450]
XXX	ZZZZ
450	000A
YYY	BBBB

Example 7c:

Clock	IP/PC	MAR	MBR	IR	AX	Micro-operation
t_0	100					IP/PC = 100
t_1		100				<i>Fetch cycle</i> : MAR \leftarrow IP/PC;
t_2	101		4450			MBR \leftarrow [MAR]; IP/PC \leftarrow IP/PC + 1;
t_3				4450		IR \leftarrow MBR <i>Indirect cycle</i> ;
t_4		450				MAR \leftarrow IR[operand/address];
t_5			000A			MBR \leftarrow Mem[MAR]; <i>Execution cycle</i> :
t_6					000A	AX \leftarrow MBR;


Example 7c:

MOV AX, NUM


100	MOV AX, [450]
XXX	ZZZZ
450	000A
YYY	BBBB

Clock	IP/PC	MAR	MBR	IR	AX	Micro-operation
t_0	100					IP/PC = 100
t_1	100	100				<i>Fetch cycle</i> : MAR \leftarrow IP/PC;
t_2	101	100	4450			MBR \leftarrow [MAR]; IP/PC \leftarrow IP/PC + 1;
t_3	101	100	4450	4450		IR \leftarrow MBR <i>Indirect cycle</i> ;
t_4	101	450	4450	4450		MAR \leftarrow IR[operand/address];
t_5	101	450	000A	4450		MBR \leftarrow Mem[MAR]; <i>Execution cycle</i> :
t_6	101	450	000A	4450	000A	AX \leftarrow MBR;

Example 8: Trace the execution of the instruction.



(Indirect addressing)



Based on previous example, complete the following table in tracing the execution of the instruction.

Exercise 5.1 :


Clock	IP/PC	MAR	MBR	IR	_____	Micro-operation
t_0						IP/PC = _____
t_1						<i>Fetch cycle</i> : MAR \leftarrow IP/PC;
t_2						MBR \leftarrow [MAR]; IP/PC \leftarrow IP/PC +1;
t_3						IR \leftarrow MBR <i>Indirect cycle</i> ;
t_4						MAR \leftarrow IR[operand/address];
t_5						MBR \leftarrow Mem[MAR]; <i>Execution cycle</i> :
t_6						_____ \leftarrow MBR;

Solution 5.1 :

Clock	IP/PC	MAR	MBR	IR	AX	Micro-operation
t_0	0100					IP/PC = <u>0100</u>
t_1		0100				<i>Fetch cycle</i> : MAR \leftarrow IP/PC;
t_2	010 <u>1</u>		mov ax, <u>N</u>			MBR \leftarrow [MAR]; IP/PC \leftarrow IP/PC +1;
t_3				mov ax, <u>N</u>		IR \leftarrow MBR <i>Indirect cycle</i> ;
t_4		0103				MAR \leftarrow IR[operand/address];
t_5			9A			MBR \leftarrow Mem[MAR]; <i>Execution cycle</i> :
t_6					9A	<u>AX</u> \leftarrow MBR;

Fetch Control Cycle

- Watch this video that illustrates the fetch control cycle in details
- <https://www.youtube.com/watch?v=jFDMZpkUWCw>



Activity 1

Exercise 5.2 :

Trace the execution of the instruction by showing all the changes in CPU registers (control and general purpose registers) as well as the *micro-operations* related to the instructions. Use the given initial table.

Memory address	Memory Content	Instruction/Data
39D	A450	L1: XCHG CX, NUM
39E	B451	SUB VAL1,CX
39F	C39D	JMP L1:
450	100	NUM
451	500	VAL1

Clock	IP/PC	MAR	MBR	IR	CX	NUM	VAL1	Micro-operation
t_0					200	100		

MAR (Memory Address Register)
MBR (Memory Buffer Register)
IR (Instruction Register)

Memory address	Memory Content	Instruction/Data
39D	A450	L1: XCHG CX, NUM
39E	B451	SUB VAL1,CX
39F	C39D	JMP L1:
450	100	NUM
451	500	VAL1

Solution 5.2 :

Clock	IP/PC	MAR	MBR	IR	CX	NUM	VAL1	Micro-operation
t_0	39D				200	100		IP/PC = 39D
t_1		39D						$\text{MAR} \leftarrow \text{IP/PC}$
t_2								$\text{MBR} \leftarrow [\text{MAR}]$ $\text{IP/PC} \leftarrow \text{IP/PC} + 1$
t_3								$\text{IR} \leftarrow \text{MBR}$
t_4								$\text{MAR} \leftarrow \text{IR}[\text{address}]$
t_5								$\text{MBR} \leftarrow [\text{MAR}]$
t_6								Exchange: $\text{CX} \leftarrow \rightarrow \text{MBR}$
t_7								
t_8								$[\text{MAR}] \leftarrow \text{MBR}$

MAR (Memory Address Register)
MBR (Memory Buffer Register)
IR (Instruction Register)

Memory address	Memory Content	Instruction/Data
39D	A450	L1: XCHG CX, NUM
39E	B451	SUB VAL1,CX
39F	C39D	JMP L1:
450	100	NUM
451	500	VAL1

Clock	IP/PC	MAR	MBR	IR	CX	NUM	VAL1	Micro-operation
t_9								IP/PC = 39E
t_{10}								$\text{MAR} \leftarrow \text{IP/PC}$
t_{11}								$\text{MBR} \leftarrow [\text{MAR}]$ $\text{IP/PC} \leftarrow \text{IP/PC} + 1$
t_{12}								$\text{IR} \leftarrow \text{MBR}$
t_{13}								$\text{MAR} \leftarrow \text{IR}[\text{address}]$
t_{14}								$\text{MBR} \leftarrow [\text{MAR}]$
t_{15}								Subtract: $\text{VAL1} = \text{VAL1} - \text{CX}$
t_{16}								$[\text{MAR}] \leftarrow \text{MBR}$

MAR (Memory Address Register)
MBR (Memory Buffer Register)
IR (Instruction Register)

Memory address	Memory Content	Instruction/Data
39D	A450	L1: XCHG CX, NUM
39E	B451	SUB VAL1,CX
39F	C39D	JMP L1:
450	100	NUM
451	500	VAL1

Clock	IP/PC	MAR	MBR	IR	CX	NUM	VAL1	Micro-operation
t_{17}								IP/PC = 39F
t_{18}								MAR \leftarrow IP/PC
t_{19}								MBR \leftarrow [MAR] IP/PC \leftarrow IP/PC + 1
t_{20}								IR \leftarrow MBR
t_{21}								Execute JMP: IP/PC \leftarrow L1

(c) Interrupt Cycle

- All computers provide a way of interrupting the **fetch-decode-execute** cycle.
- Interrupts occur when:
 - A user break (*e.g.*, Control+C) is issued.
 - I/O is requested by the user or a program.
 - A critical error occurs.
- Interrupts can be caused by hardware or software.
 - Software interrupts are also called *traps*.

- Interrupt processing involves adding another step to the fetch-decode-execute cycle as shown below:




Figure: Modified Instruction Cycle to Check for Interrupt

- The current contents of the PC must be saved so that the processor can resume normal activity after the interrupt.





Figure: Data flow, interrupt cycle.

(1) The current content of PC must be saved → to come back after interrupt.

(3) The special place in memory to keep this is given by CU to MAR , then placed on **address bus**.

(5) PC is loaded with the address of the interrupt routine.




(2) The contents of PC is transferred to MBR, then placed on **data bus**, to be written into memory

Data flow, interrupt cycle.

Interrupt


- Virtually all computers provide a mechanism by which other modules (I/O, memory) may *interrupt* the normal processing of the processor *.
- Interrupts let the CPU execute its normal instruction sequence and pause to service the external devices **ONLY** when they signal (the interrupts) that they are ready for the CPU's attention.



✗ = interrupt occurs during course of execution of user program

Figure: Program Flow of Control without and with Interrupts

- To appreciate the gain in efficiency, consider the **timing diagram** based on the flow of control in previous figures.



User program code segments are shaded green.

I/O program code segments are shaded gray.





Figure: Program Timing: Short I/O Wait (b).

- The more typical case, especially for a **slow device** such as a printer → the I/O operation will take much **more time** than executing a sequence of user instructions.



Program	Generated by some condition that occurs as a result of an instruction execution, such as arithmetic overflow, division by zero, attempt to execute an illegal machine instruction, or reference outside a user's allowed memory space.
Timer	Generated by a timer within the processor. This allows the operating system to perform certain functions on a regular basis.
I/O	Generated by an I/O controller, to signal normal completion of an operation, request service from the processor, or to signal a variety of error conditions.
Hardware failure	Generated by a failure such as power failure or memory parity error.

Figure: Class of interrupts.

Summary 1

- The major components of a computer system are its *control unit, registers, memory, ALU, and data path*.
- Computers run programs through iterative *fetch-decode-execute* cycles → Summarize the *instruction cycle*.
- Distinguish between *user-visible* and *control/status registers*, and discuss the purposes of *registers* in each category.

